



PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT


TE2D Block Diagram




CLOCK Gen [CLK]




CLK CRYSTAL




CLK CPU_SEL




CLK I2C




CLK POWERGOOD
Change to +3VPCU
(follow CRB)





AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

For Discrete only




CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG


IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)




RTC




Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC


For AUDIO



RESET JUMP





4M byte SPI ROM





PCH	2MB	4MB	8MB
PM55	●		
HM55		●	
HM57/PM57		●	●
QM57/QS57			●

IBEX PEAK-M (GND)

U301		
AV7	VSS[159]	VSS[269]
B11	VSS[160]	VSS[260]
B15	VSS[161]	VSS[261]
B19	VSS[162]	VSS[262]
B23	VSS[163]	VSS[263]
B31	VSS[164]	VSS[264]
B39	VSS[165]	VSS[265]
B43	VSS[166]	VSS[266]
B47	VSS[167]	VSS[267]
B7	VSS[168]	VSS[268]
B12	VSS[169]	VSS[269]
B12	VSS[170]	VSS[270]
B16	VSS[171]	VSS[271]
B20	VSS[172]	VSS[272]
B24	VSS[173]	VSS[273]
B30	VSS[174]	VSS[274]
B34	VSS[175]	VSS[275]
B38	VSS[176]	VSS[276]
B42	VSS[177]	VSS[277]
B46	VSS[178]	VSS[278]
B50	VSS[179]	VSS[279]
B54	VSS[180]	VSS[280]
B58	VSS[181]	VSS[281]
B62	VSS[182]	VSS[282]
B66	VSS[183]	VSS[283]
B70	VSS[184]	VSS[284]
B74	VSS[185]	VSS[285]
B78	VSS[186]	VSS[286]
B82	VSS[187]	VSS[287]
B86	VSS[188]	VSS[288]
B90	VSS[189]	VSS[289]
B94	VSS[190]	VSS[290]
B98	VSS[191]	VSS[291]
B102	VSS[192]	VSS[292]
B106	VSS[193]	VSS[293]
B110	VSS[194]	VSS[294]
B114	VSS[195]	VSS[295]
B118	VSS[196]	VSS[296]
B122	VSS[197]	VSS[297]
B126	VSS[198]	VSS[298]
B130	VSS[199]	VSS[299]
B134	VSS[200]	VSS[300]
B138	VSS[201]	VSS[301]
B142	VSS[202]	VSS[302]
B146	VSS[203]	VSS[303]
B150	VSS[204]	VSS[304]
B154	VSS[205]	VSS[305]
B158	VSS[206]	VSS[306]
B162	VSS[207]	VSS[307]
B166	VSS[208]	VSS[308]
B170	VSS[209]	VSS[309]
B174	VSS[210]	VSS[310]
B178	VSS[211]	VSS[311]
B182	VSS[212]	VSS[312]
B186	VSS[213]	VSS[313]
B190	VSS[214]	VSS[314]
B194	VSS[215]	VSS[315]
B198	VSS[216]	VSS[316]
B202	VSS[217]	VSS[317]
B206	VSS[218]	VSS[318]
B210	VSS[219]	VSS[319]
B214	VSS[220]	VSS[320]
B218	VSS[221]	VSS[321]
B222	VSS[222]	VSS[322]
B226	VSS[223]	VSS[323]
B230	VSS[224]	VSS[324]
B234	VSS[225]	VSS[325]
B238	VSS[226]	VSS[326]
B242	VSS[227]	VSS[327]
B246	VSS[228]	VSS[328]
B250	VSS[229]	VSS[329]
B254	VSS[230]	VSS[330]
B258	VSS[231]	VSS[331]
B262	VSS[232]	VSS[332]
B266	VSS[233]	VSS[333]
B270	VSS[234]	VSS[334]
B274	VSS[235]	VSS[335]
B278	VSS[236]	VSS[336]
B282	VSS[237]	VSS[337]
B286	VSS[238]	VSS[338]
B290	VSS[239]	VSS[339]
B294	VSS[240]	VSS[340]
B298	VSS[241]	VSS[341]
B302	VSS[242]	VSS[342]
B306	VSS[243]	VSS[343]
B310	VSS[244]	VSS[344]
B314	VSS[245]	VSS[345]
B318	VSS[246]	VSS[346]
B322	VSS[247]	VSS[347]
B326	VSS[248]	VSS[348]
B330	VSS[249]	VSS[349]
B334	VSS[250]	VSS[350]
B338	VSS[251]	VSS[351]
B342	VSS[252]	VSS[352]
B346	VSS[253]	VSS[353]
B350	VSS[254]	VSS[354]
B354	VSS[255]	VSS[355]
B358	VSS[256]	VSS[356]
B362	VSS[257]	VSS[357]
B366	VSS[258]	VSS[358]




IBEX PEAK-M (PCI-E,SMBUS,CLK)




Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	PCH 2/5 (PCIE, SMBUS, CK)	Rev	2A
Date:	Tuesday, March 09, 2010	Sheet	8	of 45



IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6
UMA SKU	H	L				
VGA SKU						
W/ MDC		H	L			
W/O MDC						
W/ HDMI				H	L	
W/O HDMI						
W/O 3G					H	L
W/ 3G						
1.5"						
1.4"					H	L

WWW.AliSaler.Com

IBEX PEAK-M (GND)



PCH Strap Pin Configuration Table

SPKR



0 = Default Mode (Internal weak Pull-down)
1 = No Reboot Mode with TCO Disabled

GNT3#/
GPIO55

0 = Default Mode (Internal weak Pull-down)
1 = No Reboot Mode with TCO Disabled

HDA_DOCK_EN
#GPIO33

0 = Top Block Swap Mode
1 = Default Mode (Internal pull-up)

GNT0#/
GNT1#

Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

SPI_MOSI



NV_ALE



1 = Enabled
0 = Disabled (Default)

GPIO8



This signal has a weak internal pull up.
NOTE: This signal should not be pulled low

GPIO15




0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality


GPIO27






0 = Disables the VccVRM. Need to use on-board filter circuits for analog rails.
1 = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. This signal has a weak internal pull-up.



Place these Caps near So-Dimm0.














```
1 => +VGPU_CORE
2 => +VGPU_IO
3 => +1V_GPU
4 => +1.5V_GPU
5 => +3V_D
6 => +1.8V_GPU
7 => +GPU_PWROK
```

SIGNAL5	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)






Ball Name	Madison	Park	M96	M92
MVREFDA	V	V	V	V
MVREFSA	V	V	V	V
MVREFDB	V	V	V	V
MVREFSB	V	V	V	V
MEM_CALRN0	V	V		
MEM_CALRN1	V	V		
MEM_CALRN2	V	V		
MEM_CALRP0	V	V		
MEM_CALRP1	V	V		
MEM_CALRP2	V	V		

TESTEN	Description
0	Internal Debug use only
1	JTAG signals enable


CHANNEL A: 512MB DDR3 (64M*16*4pcs)

[16] VMA_DQ[63..0] VMA_DQ[63..0]
[16] VMA_DM[7..0] VMA_DM[7..0]
[16] VMA_RDQS[7..0] VMA_RDQS[7..0] QSA[7..0]
[16] VMA_WDQS[7..0] VMA_WDQS[7..0] QSA#[7..0]
[16] VMA_MA[13..0] VMA_MA[13..0]



TOP Left


BOT Left




BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP





MEM_A1 CLK




Quanta Computer Inc.

PROJECT : TE2


Size Document Number
VRAM_A: DDR3-64M*16*4PCS
Date: Friday, March 19, 2010 Sheet 17 of 45



For Madison and Park VDDCI and VDDC can share one common regulator



PIN STRAPS



Memory Aperture size	
RAM_CFG[2:0]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

DDR3 Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
				15"	14"				
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1
									1




EEPROM




Thermal Sensor




Power Up/Down Sequence




HDMI Conn




Close to HDMI CONN




CCD [CCD]




LCD POWER SWITCH [LDS]




HALL SENSOR&BACK LIGHT SWITCH [HSR]




LCD Panel Module [LDS]




CRT [CRT]





USB To CRT Board[USB]




MINI Card Slot#1
(WiFi) [WLN]




MINI Card Slot#2
3G [M3G]




SATA HDD Re-driver IC




ESATA CONN



USB MB SIDE



Close to CN25




SATA ODD

[ODD]




SATA HDD Re-driver IC




SATA HDD

[HDD]




Codec (CX20583) [ADO]




AUDIO JACK


Earphone




External MIC



MDC






I/O Base Address

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh




Disabled (*) if using FW-H device on LPC.
Enabled (V) if using SPI flash for both system BIOS and EC firmware


ID




SPI FLASH



INTERNAL KEYBOARD STRIP SET




LED PU/PD




LED [LED]

AC-IN




BATTERY

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




RF LED




D3A : LED luminance to light,560-ohm change 220-ohm.

POWER

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




CARDREADER




ESD Protect


FOR POWER LED





FOR BATTERY LED






FOR HDD/W-LAN LED





FOR 3G/CARDREADER LED













Quanta Computer Inc.

PROJECT : TE2

Size	Document Number	Rev
	+1.8V (RT8015A)	1A
Date:	Wednesday, March 10, 2010	Sheet 37 of 43





Quanta Computer Inc.

PROJECT : TE2

Size	Document Number	Rev
	Discharge	1A
Date:	Thursday, February 25, 2010	Sheet 39 of 43

OCP=29.789~30.133A
(Peak 28A, AVG 23.1A)

Total capacitor : 1400 uF
ESR : 2.25mΩ
F: 297k Hz

OCP=29.789~30.133A

$T_{on} = C_{ton} * (R_{con} + 6.5k) * (V_{fb} / V_{out})$, F=297kHz

$R_{dson} = 4.3 // 4.3 = 2.15m\Omega$

Ripple current = $((V_{in} - V_o) / f * L) * (V_o / V_{in})$

(OCP-Ripple/2) = 25.57

(OCP-Ripple/2) * $R_{ds} = V_{ref} * ((R_2 / (R_1 + R_2)) / 20)$

R2=75KΩ, R1=63.4KΩ

So, $V_{in} = 19V \Rightarrow$

OCP=30.133A;

$V_{in} = 9V \Rightarrow$

OCP=29.789A

AVG. 1.791A
PEAK. 2.544A

AVG. 5.74A
PEAK. 8.2A

0.996A


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	Madison/Park	M92	M96
LOW	LOW	0.9V	0.9V	0.95V
HIGH	LOW	0.95V	0.95V	0.95V
LOW	HIGH	1.12V	1.1V	1.0V
HIGH	HIGH	N/A	1.2V	1.1V

	Madison/Park	M92	M96
R1	PR49	39.2K CS33922FB15	39.2K CS33922FB15
R2	PR55	60.4K CS36042FB10	60.4K CS36042FB10
R3	PR31	309K CS43092FB16	270K CS42702FB10
R4	PR37	88.7K CS38872FB18	93.1K CS39312FB15
			140K CS41402FB14

PC18_VDDC
M92, M96 --> 1.1V
Madison, Park --> 1.0V

	Madison, Park	M92, M96
PR91	25.5K/F_4 (CS3252FB11)	39.2K/F_4 (CS33922FB15)
PR89	100K/F_4 (CS41002FB28)	100K/F_4 (CS41002FB28)

Power Tree Table



Power Distribution List

Power	Distribution

Table of Contents

PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3	Clock Generator	CLK
4-7	Processor	CPU
8-14	PCH	CLG
9	RTC	RTC
15-16	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
18	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	H3D
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0~S5
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
⏚ GND_SIGNAL	32
⏚ CARD_GND	21
⏚ AGND_DC/DC	31
⏚ GND	ALL

PAGE	DESCRIPTION	BOI-FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

Model		REV	CHANGE LIST				MODEL			TE2	
							PAGE	FROM	To		
TE2D MB	B2A	PAGE (16) : Add BT_EN# for combo RF control for BT PAGE (27) : Change DDR S3_1.5V ON circuit.					1	1A			
							2	1A			
							3	1A			
	C3A	PAGE (07) : Add ESATA re-driver IC					4	1A			
							5	1A			
							6	1A			
	D3A	PAGE(32) : LED luminance to light,R436、R427 1K-ohm change 2.2K-ohm. PAGE(32) : LED luminance too low,R428 560-ohm change 220-ohm. PAGE(27) : Add R230,R231,R286,R287 0.1-ohm to avoid speaker burn. PAGE(16):Add Q62 to avoid leakage current.					7	1A			
							8	1A			
							9	1A			
							10	1A			
							11	1A			
							12	1A			
							13	1A			
							14	1A			
							15	1A			
							16	1A			
							17	1A			
							18	1A			
							19	1A			
							20	1A			
							21	1A			
							22	1A			
							23	1A			
							24	1A			
							25	1A			
							26	1A			
							27	1A			
							28	1A			
							29	1A			
							30	1A			
DOC NO. 204		PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/10/27	<div><div><div></div></div><div>Quanta Computer Inc.</div><div>PROJECT : TE2</div><div>Change list</div></div> <div>Size Document Number</div> <div>Date: Friday, March 19, 2010</div> <div>Sheet 31 of 33</div> <div>Rev 2A</div>			
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A				