

Compal Confidential

Model Name : VIUS3/S4  
File Name : LA-8952PR01  
BOM P/N:43

# Compal Confidential

## VIUS3/S4 M/B Schematics Document


Intel Ivy Bridge ULV Processor + Panther Point PCH  
AMD Seymour XT

2013-01-07

REV : 0 . 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8952P	Rev 0.1
				Date: Thursday, January 10, 2013	Sheet 1 of 55

# Chief River



### Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V +1.5V_IO	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

### EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor F75303M	1001_101xb

### PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

### AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

### SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	V
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	V	X	V	X	X	V	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%					
Ra/Rc/Re	100K +/- 5%					
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

### USB Port Table

USB 3.0	USB 2.0	Port	3 External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	Touch Panel
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
	EHCI2	6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
		13	X (USB PORT disabled on HM70)

HM70 Disable xHCI3,xHCI4

### BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Intel-USB3.0	USB3@
PCH HM77@	HM77@
PCH HM70@	HM70@
10/100 LAN	8105@
GIGA LAN	8111@
AOAC	AOAC@
CMOS	CMOS@
Deep S3	DS3@
mSATA SSD	mSATA@
Connector	ME@
45 LEVEL	45@
Unpop	@

### SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

### PCIe Port Table

	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	

HM70 Disable P5,P6,P7,P8

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8952P	Rev 0.1
				Date	Thursday, January 10, 2013	Sheet 3 of 55

## Power-Up/Down Sequence

1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

2. VDDR3 should ramp-up before or simultaneously with VDDC.

3. For LVDS, DPx\_VDD10 should ramp-up before DPx\_VDD18 and the PCIe Reference clock should begin before DPx\_VDD18. For power-down, DPx\_VDD18 should ramp-down before DPx\_VDD10.

4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD\_CT have ramped up.

5. VDDC and VDD\_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD\_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE\_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD\_CT(1.8V)

PERSTb

REFCLK

Straps Reset


Straps Valid

Global ASIC Reset

Note: Do not drive any IOs before VDDR3 is ramped up.

T4+16clock

## CPU part



## PCH part




## Without BACO option :

PXS\_RST# : Low -> Reset dGPU ; High -> Normal operation  
PXS\_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON


## BACO option :

PXS\_RST# : High -> Normal operation (dGPU is not reset on BACO mode)  
PXS\_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3, and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A



## PCB part





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	VGA Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8952P
				Date	Thursday, January 10, 2013
				Sheet	4 of 55

Rev 0.1

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...

PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms


Layout placement: Place close to U8 (GPU)



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

PCH->CPU  
UNCOREPWRGOOD:非CORE外的電OK  
SM\_DRAMPWROK:DRAM power ok  
RESET#:都ok後請CPU做reset

Follow DG 1.5& Tacoma\_Fall2 1.0



UNCOREPWRGOOD:非CORE外的電OK


SM\_DRAMPWROK:DRAM power ok

PROC\_SELECT#  
PH VCPLL and connect to PCH DF\_TVS

偵測CPU有無安裝

XBOX 三紅功能

follow Checklist 1.5



JTAG & BPM

CLOCKS

DDR3 MISC


PMR MANAGEMENT

Checklist1.5 P.67 Graphis Disable Guide  
DIS only SKU eDP disable  
DPLL\_REF\_SSCLK PD 1K\_5% to GND  
DPLL\_REF\_SSCLK# PH 1K\_5% to +1.05VS\_VTT

SM\_RCOMP0,SM\_RCOMP1  
W=20mil L=500mil S=13mil



SM\_RCOMP2  
W=15mil L=500mil S=13mil

DDR3 Compensation Signals





XDP TMS R20 2 1 51 0402 5%  
XDP TDI R39 2 1 51 0402 5%  
XDP TDO R57 2 1 51 0402 5%  
XDP TCK R40 2 1 51 0402 5%  
XDP TRST# R28 2 1 51 0402 5%

Tacoma\_Fall2 1.0 PH 1K +3VS  
Check list 1.5 PH 1K +3VS  
Debug port DG1.1-1.3 50-5K ohm






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8952P
				Date	Thursday, January 10, 2013
				Sheet	6 of 55
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date: Thursday, January 10, 2013	Sheet 7 of 55






These pins are for solder joint reliability and non-critical to function. For BGA only.

## CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed




UMA,Optimus eDP啟動  
DISO eDP關閉

eDP enable	
CFG4	★ 1:Disable 0:Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	Tacoma_Fall2 1.0 P.12 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title <b>PROCESSOR(4/7) RSVD,CFG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-8952P</b>
				Date: Thursday, January 10, 2013	Rev 0.1
				Sheet 8	of 55



INTEL Recommend VCC  
4\*470UF,12\*22uF(0805) and 35\*2.2uF(0402)  
PD0.8  
CAP at Power side

ULV type  
DC 33A

UCPU1F

POWER

8.5A

+CPU\_CORE

+1.05VS\_VTT

For DDR

INTEL Recommend VCCIO  
2\*330UF,10\*10uF(0603) and 26\*1uF(0402)  
PD0.8  
CAP at Power side

For PEG

CORE SUPPLY


PEG IO AND DDR IO

QUIET  
RAILS

SVID

SENSE LINES

IVY-BRIDGE\_BGA1023




Place the PU  
resistors close to CPU

Place the PU  
resistors close to VR

Should change to connect form  
power circuit & layout differential  
with VCCIO\_SENSE.

Check list 1.5

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24	Deciphered Date	2012/07/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PROCESSOR(5/7) PWR,BYPASS	
				Size	Document Number
				Custom	LA-8952P
				Date:	Thursday, January 10, 2013
				Sheet	9 of 55
				Rev	0.1



INTEL Recommend VAXG  
2\*470uF,6\*22uF(0805) and 6\*10uF(0603)  
11\*1U(0402)  
PD0.8


INTEL Recommend VCCPLL  
1\*330uF,2\*1uF(0402)  
PD0.8

INTEL Recommend VCCSA  
1\*330uF,5\*10uF(0603) ,5\*1uF(0402)  
PD0.8

SA\_DIMM\_VREFDQ  
SB\_DIMM\_VREFDQ  
Check list1.5 P18 M1 default M3 no stuff


INTEL Recommend VDDQ  
1\*330uF,8\*10uF(0603) ,10\*1uF(0402)  
PD0.8

VCCSA ULV					
VID0	VID1	Vout	HR	CR	
0	0	0.9V	V	V	
0	1	0.85V	V	V	
1	0	0.775V	X	V	
1	1	0.75V	X	V	







Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/06/24		Deciphered Date		2012/07/12		Title	
								PROCESSOR(7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Rev		Document Number						Rev	
0.1		LA-8952P						0.1	
Date:		Thursday, January 10, 2013				Sheet		11 of 55	


All VREF traces should have 10 mil trace width



Layout Note:  
Place near JDIMM1



Layout Note:  
Place near JDIMM1.203,204





Channel A

DIMM\_1 Standard H:4.0mm

<Address: SA1:SA0=00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	DDRIII DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8952P
				Date:	Thursday, January 10, 2013
				Sheet	12 of 55

## RTCST close to RAM door




## INTVRMEN

- ★ H : Integrated VRM enable
- L : Integrated VRM disable
- (INTVRMEN should always be pull high.)




HIGH= Enable ( No Reboot)Disable TCO timer system reboot feature




★ LOW= Disable (Default internal PD)



HDA\_SDO  
ME debug mode this signal has a weak internal PD  
★ Low = Disabled (Default)  
High = Enabled (Flash Descriptor Security Override)






This signal has a weak internal pull-down  
On Die PLL VR Select is supplied by  
★1.5V when sampled high  
1.8V when sampled low  
Needs to be pulled High for Huron River platform




WWW.AliSaler.Com




## Prevent back drive issue.






## 2MB SPI ROM FOR ME & Non-share ROM.



## U6 Rersver 4M+2M Solution



GPI019 has internal Pull up  
GPI021 Debug Port DG 1.2 PH 4.7K +3VS



Boot BIOS Strap		
Boot BIOS	GPI051	GPI019
LPC	0	0
Reserved	0	1
-	1	0
★ SPI	1	1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PCH (1/9) SATA,HDA,SPI, LPC, XDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8952P
				Date	Thursday, January 10, 2013
				Sheet	13 of 55













Check list 1.5 P.60 disable Graphics  
ALL Can NC  
but DAC\_IREF still need PD

LVDS disable:  
DATA/Clock/Control an NC  
VCC\_TX\_LVDS,VCCA\_LVDS PD to GND

CRT disable:  
DATA/Clock/Control an NC  
VCCADAC connect to +3VS  
DAC\_IREF connect 1K\_0402\_5%



UM77 not support  
LVDS/CRT




CRT disable  
use 1K\_0402\_5%

LVDS

CRT

Digital Display Interface





Place close to connector side

HDMI

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8952P
				Date	Thursday, January 10, 2013
				Sheet	16 of 55
				Rev	0.1








Boot BIOS Strap			
GPIO19 GPIO51 Boot BIOS			
GNT1#/ GPIO51	Bit11	Bit10	Destination
Internal	0	1	Reserved
PH	1	0	PCI
	1	1	SPI
	0	0	LPC

CR Check list 1.5 only use for GPIO  
No use PH +3VS  
Only GPIO function

CR Check list 1.5 only use for GPIO  
無須PH(Internal PH),如做GPIO PH +3VS

GPIO55	
PCH_WL_OFF#	R215 1 2 1K 0.402 5%
A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT1#	Low=A16 swap override/Top-Block Swap Override enabled High=Default *




Security Classification		Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
PCH (5/9) PCI, USB, NVRAM		LA-8952P	
Size	Document Number	Rev	0.1
Custom	LA-8952P	Rev	0.1
Date	Thursday, January 10, 2013	Sheet	17 of 55

# HDA\_SYNC PH(PLL =+1.5VS)

## GPIO28


### On-Die PLL Voltage Regulator

This signal has a weak internal pull up  
 \* H : On-Die PLL voltage regulator enable  
 L : On-Die PLL Voltage Regulator disable





Debug Port DG 1.2 PH 4.7K +3VALW\_PCH


Deep S4,S5 wake event signal  
 RTC alarm,Power BTN,GPIO27  
 PCH\_GPIO27 (Have internal Pull-High)  
 Deep S4,S5 wake event signal



SATA2GP/GPIO36 & SATA3GP/GPIO37  
 Sampled at Rising edge of PWROK.  
 Weak internal pull-down.  
 (weak internal pull-down is disabled  
 after PLTRST# de-asserts)  
 NOTE: This signal should NOT be  
 pulled high when strap is sampled



For DDR3L control




GPIO24 Unmuxplexed  
 NOTE: GPIO24 configuration  
 register bits are not cleared by  
 CF9h reset event.  
 CRB1.0 PH10K to +3VALW

Fan Tachometer Inputs  
 TACH1~7 only on server  
 can insted to GPIO


No use PH 10K +3VS	PCH_GPIO0
No use PH 10K +3VS	PCH_GPIO1
No use PH 10K +3VS	PCH_GPIO6
No use PH 10K +3VALW	PCH_GPIO2
No use PH +3VALW	PCH_GPIO5
No use PH +3VALW	PCH_GPIO12
No use PH +3VS	PCH_GPIO15
No use PH +3VS	PCH_GPIO16
No use PH +3VALW	PCH_GPIO24
No use PH 10K +3VALW	PCH_GPIO28
No use PH 10K +3VS	PCH_GPIO35
No use can NC	PCH_GPIO37
Can't PH	PCH_GPIO38
Can't PH	PCH_GPIO39
No use PH 10K +3VS	PCH_GPIO48
No use PH 10K +3VS	PCH_GPIO49
No use PH +3VALW	PCH_GPIO57

UMA@	OPTIMUS_EN#
PX@	GPIO38
	OPTIMUS_EN#
	0
	1




GPIO36/GPIO37 is Strap functionality  
 that requires internal pull down to be sampled at rising PWROK.  
 When uses as SATA2GP/SATA3GP for mechanical presence detect  
 -use a external pull up 150K-200K ohm to Vcc3\_3  
 When used as GP input  
 -ensure GPI is not driven high during strap sampling window  
 When Unused as GPIO or SATA\*GP  
 -use 8.2K-10K pull-down  
 check list page 47

PCH_GPIO69	Function
0	non DS3
1	DS3



PCH_GPIO70	Function
0	13/14"
1	NA
PCH_GPIO71	USB3.0
0	USB3.0
1	USB2.0



## U13F

T7	BMBUSY# / GPIO0
A42	TACH1 / GPIO1
H36	TACH2 / GPIO6
E38	TACH3 / GPIO7
C10	GPIO8
C4	LAN_PHY_PWR_CTRL / GPIO12
G2	GPIO15
U2	SATA4GP / GPIO16
D40	TACH0 / GPIO17
T5	SCLOCK / GPIO22
E8	GPIO24 / MEM_LED
E16	GPIO27
P8	GPIO28
K1	STP_PC# / GPIO34
K4	GPIO35
V8	SATA2GP / GPIO36
M5	SATA3GP / GPIO37
N2	SLOAD / GPIO38
M3	SDATAOUT0 / GPIO39
V13	SDATAOUT1 / GPIO48
V3	SATA5GP / GPIO49
D6	GPIO57

## GPIO


## NCTF

C40	PCH_GPIO68
B41	PCH_GPIO69
C41	PCH_GPIO70
A40	PCH_GPIO71


VSS_NCTF_15	BG2
VSS_NCTF_16	BG48
VSS_NCTF_17	BH3
VSS_NCTF_18	BH47
VSS_NCTF_19	BJ4
VSS_NCTF_20	BJ44
VSS_NCTF_21	BJ45
VSS_NCTF_22	BJ46
VSS_NCTF_23	BJ5
VSS_NCTF_24	BJ6
VSS_NCTF_25	C2
VSS_NCTF_26	C48
VSS_NCTF_27	D1
VSS_NCTF_28	D49
VSS_NCTF_29	E1
VSS_NCTF_30	E49
VSS_NCTF_31	F1
VSS_NCTF_32	F49

INIT3\_3V Checklist1.5 P.69  
 This signal has weak internal  
 PU, can't pull low,leave NC


TS\_VSS1~4  
 PD to GND




0419 ESD request to reserve





Security Classification	Compal Secret Data	Document Number	LA-8952P
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date	Thursday, January 10, 2013
Sheet		18	of 55






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PCH (8/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Size	Custom	Document Number	LA-8952P	Date	Thursday, January 10, 2013
Sheet 20 of 55					



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
				Date: Thursday, January 10, 2013	Sheet 21 of 55












### +1.8VS TO +1.8VGS





### +3VS TO +3VGS



### +1.5V TO +1.5VGS




55mA@1.0V, in BACO mode




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title	SeymourXT S3 BACO POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-8952P	0.1
				Date:	Thursday, January 10, 2013	Sheet 24 of 55










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/07/12		Deciphered Date	
				2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		SeymourXT-S3 PWR/GND	
Size		Document Number		Rev	
Date		Thursday, January 10, 2013		Sheet 26 of 55	




<27> M\_DA[63..0] M\_DA[63..0]  
<27> M\_MA[13..0] M\_MA[13..0]  
<27> M\_DQM[7..0] M\_DQM[7..0]  
<27> M\_DQS[7..0] M\_DQS[7..0]  
<27> M\_DQS# [7..0] M\_DQS# [7..0]




# LCD POWER CIRCUIT



# CMOS Camera



# VGA LCD/PANEL BD. Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-8952P
				Rev 0.1
				Date: Thursday, January 10, 2013
				Sheet 29 of 55
















### Mini-Express Card(WLAN/WiMAX)





**WWW.AliSaler.Com**



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	LAN-RTL8111F/8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date:	Thursday, January 10, 2013	Sheet	32	of	55



D34/D35  
1'S PN:SC300001G00  
2'S PN:SC300002E00




Reserve gas tube for EMI go rural solution

0320 EMI request to stuff


Reserve for EMI go rural solution

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/06/15		Deciphered Date		2012/07/11		Title	
										LAN_Transformer	
										LA-8952P	
										Rev 0.1	
										Date: Thursday, January 10, 2013	
										Sheet 33 of 55	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



## SMSC thermal sensor placed near by VRAM




Address 1001\_101xb




REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"

## FAN1 Conn




0418 Add for LAN screw hole



A

2P5 \* 9 pcd



B CPU

C GPU

D LAN

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8952P
				Date: Thursday, January 10, 2013	Sheet 34 of 55


M/B 橢圓孔

M/B KB 橢圓孔

F

G


## SATA HDD Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/BT Connector	
				Size	Rev
				Custom	0.1
				LA-8952P	
				Date:	Thursday, January 10, 2013
				Sheet	35 of 55



The diagram shows a 3-wire RTD bridge circuit. It consists of three resistors: R1549 (0.0402\_5%), R1550 (0.0402\_5%), and R1551 (0.0402\_5%). The bridge is connected to GND and GNDA. The output is taken from the junction of R1549 and R1551.



The schematic shows the MIC\_JD pin connected to a 4.7uF capacitor (C1134) to ground and a 47K resistor (R1123) to the EXT\_MIC pin.



**Compal Electronics, Ltd.**






**HD Audio Codec ALC259Q-VC**

**LA-8952P**

Date: Thursday, January 10, 2013		Sheet	36	of	55
----------------------------------	--	-------	----	----	----










Power Board


LED Board

IO Board




Security Classification		Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	
ROM/KBD/PWR/CR/LED/TP Conn.		LA-8952P	
Date:		Thursday, January 10, 2013	
Sheet		38 of 55	


0423 ESD request to reserve



0424 EMI request to add them




Place TX AC coupling Cap (C843-C850). Close to connector




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	USB3.0/Left USB Ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Size	Custom	Document Number		Date	Thursday, January 10, 2013
Sheet	39	of	55		


### +5VALW TO +5VS






### +3VALW TO +3VS




### +1.5V\_IO to +1.5VS





For Intel S3 Power Reduction.



For Deep S3




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/06/15		Deciphered Date		2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				DC Interface			
Size		Document Number		LA-8952P		Rev 0.1	
Date:		Thursday, January 10, 2013		Sheet 40 of 55			



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	C38-G series Chief River Schematic <sup>0.1</sup>
				Date:	Thursday, January 10, 2013
				Sheet	41 of 55





CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A~3A  
IREF=1.016\*Icharge  
IREF=0.254V~3.048V  
VCHLIM need over 95mV

**WWW.AliSaler.Com**

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	CHARGER		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					C38-G series Chief River Schematic	0.1	
				Date:	Thursday, January 10, 2013	Sheet	43 of 55




Note:  
Use TPS51125 IC can remove RTC refernece LDO  
Use TPS51427 IC must keep RTC refernece LDO




WWW.AliSaler.Com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C38-G series Chief River Schematic
				Date	Thursday, January 10, 2013
				Sheet	44 of 55


STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off
Note: S3 - sleep ; S5 - power off					



**WWW.AliSaler.Com**





<10,37,40,45,46,49> SUSP#



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS_VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	C38-G series Chief River Schematic
				Date	Thursday, January 10, 2013
				Sheet	47 of 55
				Rev	0.1

output voltage adjustable network











GENERAL R&D \$		Document Number		Rev	
Size Custom		C38-G series Chief River Schematic			0.1
Date:		Thursday, January 10, 2013		Sheet 50 of 55	





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/06/24		Deciphered Date		2012/07/12		Title	
								CPU_CORE_CAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number		Rev
						Custom			0.1
Date:						Thursday, January 10, 2013		Sheet 51 of 55	

Item	Modify List	PG#	Reason for change	Date	Phase
1	Reserve support DDR3L circuit	P46	For Coustom request	2012.1.19	EVT
2	co-lay 1.8VSP for SY8033 and SY8035	P45		2012.2.24	DVT
3	Remove PX_mode signal	P49	For HW request	2012.3.12	DVT
4	Change PR503 form 0ohm to 49.9Kohm. Change PC512 from 1U to 0.1U.	P45	For S3 resum will shutdown issue.	2012.3.12	DVT
5	Change PR805 form 11.8Kohm to 10.7Kohm. Change PR807 from 5.11K to 10.7K. Change PR809 from 7.68K to 6.04K. Change PR810 from 97.6K to 93.1K.	P49	For AMD request to adjust VGA_CORE voltage.	2012.3.12	DVT
6	Add Batt_out to KB9012 pin66	P43	For Battery learning reserve.	2012.3.12	DVT
7	Remove DDR3L circurt.	P46	For reserve circuit.	2012.5.28	SVT
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Custom	
Date: Thursday, January 10, 2013				Sheet 52 of 55	
Document Number				Rev	
C38-G series Chief River Schematic				D.1	


# COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*

PCB NAME: *LA-7981P*

REVISION:

DATE: *2011/07/13*



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8951P
				Date	Thursday, January 10, 2013
				Sheet	53 of 55
				Rev	1.0

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial : co-lay JLVDS2 (40pin) from LA-8951PR30				EVT
2	For touch screen function	P.29	adding JLVDS2 、R721	2013/01/07	EVT
3	For touch screen function	P.17 P.29 P.37	adding nets EC_TS_RST# 、TS_RST# 、USB20_P3 、USB20_N3	2013/01/07	EVT
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HW-PIR1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-8952P	0.1
Date: Thursday, January 10, 2013				Sheet	54 of 55