Jan 15 '08

LS20 Block Diagram

LS20-SB_0115



LS20 Daughter Card

Camera Board	Blue Tooth Board	SSD Board for MLC	Power Button Board	TP Board	LED Board

PCB Layer Stackup

L1:	Signal 1
L2:	VCC
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	Signal 4

System DC/DC
ISL62392

INPUTS	OUTPUTS
DCBATOUT_62392	5V_S5 3D3V_S5

Battery Charger/Selector
BQ24705

DCBATOUT	BT+

CPU DC/DC
ISL6261A

DCBATOUT_6261A	VCC_CORE

SYSTEM DC / DC
NX2139A

DCBATOUT_2139A	1D8V_S3

SYSTEM DC / DC
TPS51117

DCBATOUT_51117_1D05V	1D05V_S0

SYSTEM DC / DC
NX2139A

DCBATOUT_2139A	1D5V_S0

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Block Diagram

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 1 of 41

CPU_CORE
ISL6261A

VID0
VID1
VID2
VID3
VID4
VID5
VID6
CPUCORE_ON
VCC_SENSE
VSS_SENSE
DCBATOUT_6261A
5V_S0
3D3V_S0

VID Setting
VID0(I / 3.3V)
VID1(I / 3.3V)
VID2(I / 3.3V)
VID3(I / 3.3V)
VID4(I / 3.3V)
VID5(I / 3.3V)
VID6(I / 3.3V)
Input Signal
EN (I / 3.3V)
Voltage Sense
VSEN(I / Vcore)
RGND(I / Vcore)
Input Power
VCC(I)
VCC(I)
VCC(I)

Output Signal
PGOOD
VR_PWROK
Output Power
VCC_CORE_PWR(O)
VCC_CORE(Imax=3A)

ISL62392
5V/3D3V

DCBATOUT_62392
3V_5V_EN
CPUCORE_ON

Input Power
VIN
Input Signal
EN0
Output Signal
PGOOD

Output Power
5V(O)
5V_S5 (4A)
3D3V_S5 (4A)
5V_AUX_S5
3D3V_AUX_S5

2D5V_S0

3D3V_S0
VIN
VOUT
2D5V_S0(300mA)
RT9025

Charger BQ24705

CHG_ON#
AD+

Input Signal
CHGEN#
Output Signal
ACOK
INP
AC_IN#
AD_IA
Input Power
VIN
Output Power
VOUT (O)
BT+

DDR_0D9V

1D8V_S3
5V_S5
-PM_SLP_S4
-PM_SLP_S3

VIN
VCNTL
S5
S3
0D9V VOUT
VTTREF

0D9V_S3 (1A)
DDR_VREF_S3
RT9026

NX2139A for 1D8V and 1D5V.

1D8V_EN
-PM_SLP_S3_2
5V_S5
DCBATOUT_2139A
1D8V_LDOVIN

EN_SW
EN_LDO
Input Signal
Output Signal
PGOOD1
CPUCORE_ON
VCC
VIN
Input Power
Output Power
1D8V(O)
1D8V_S3 (10A)
VIN
LDO Output
1D5V(O)
1D5V_S0 (5A)

Adapter

AD_OFF
AD_JK+

Input Signal
(I)
Output Signal
Input Power
VCC(I)
Output Power
VCC(O)
AD+

TPS51117 for 1D05V .

-PM_SLP_S3_1
5V_S5
DCBATOUT_51117_1D05V

Input Signal
EN1
Output Signal
PGOOD1
CPUCORE_ON
VCC
VIN
Input Power
Output Power
1D05V(O)
1D05V_S0 (6A)

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Sequence Logic
Size: A3
Document Number: LS20
Rev: SB
Date: Thursday, January 15, 2009
Sheet 2 of 41

On Board DDR2_ID[2..0]

KBC GPIn	47	31	23		
DDR2_IDn	2	1	0	Vendor Part No.	Size
HYNIX	0	0	0	H5PS1G83EFR-Y5C	1G
NANYA	0	0	1	NT5TU128M8DE-3C	1G
MICRON	0	1	0	MT47H128M8HQ-3:G	1G
	0	1	1		
	1	0	0		

PLANAR_ID[2..0]

KBC GPIn		96	95	94	Planar ID Version	Planar PCB Version
PLANAR_IDn		2	1	0		
		0	0	0	LS20 Intel-SA	SA
		0	0	1	LS20 Intel-SB	SB
		0	1	0		SC
		0	1	1		-1
		1	0	0		

7,35 VCC_CORE — VCC_CORE

4,8,12,13,18,19,20,21,22,23,24,25,27,28,30,31,32,33,35,36,37,38,40,41 3D3V_S0 — 3D3V_S0

4 3D3V_S0_CK505 — 3D3V_S0_CK505

4 1D5V_S0_CLKIO — 1D5V_S0_CLKIO

11,13,16,18,37,38,40 1D8V_S3 — 1D8V_S3

11,16,18,38 DDR2_VREF_S3 — DDR2_VREF_S3

4,7,12,13,19,22,31,32,37,41 1D5V_S0 — 1D5V_S0

4,5,6,7,9,10,13,14,20,22,38,40 1D05V_S0 — 1D05V_S0

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***Reference***

Size	Document Number	Rev
A4	LS20	SB

Date: Thursday, January 15, 2009 Sheet 3 of 41



SB 011009
Change RN58 RN78 to RN93
SB 011309
Change RN93 pin define

Clock Generator Strapping

3D3V_S0_CK505

R338 10KR2J-3-GP

PCI2_TME

R337 10KR2J-3-GP

PCI-2/TME

0	Overclocking of CPU and SRC Allowed
1	Overclocking of CPU and SRC NOT allowed

ITP_EN	PIN53,54
0	SRC8
1	CPU_ITP

ITP_EN

R313 10KR2J-3-GP

27_SEL

R323 10KR2J-3-GP

CPU, MCH and XDP BCLK FREQUENCY SELECTION TABLE

FSC BSEL2	FSB BSEL1	FSA BSEL0	Host Clock frequency MHz
1	0	1	100
0	0	1	133
0	1	1	166
0	1	0	200
0	0	0	266
1	0	0	333
1	1	0	400
1	1	1	Reserved

27_SEL	PIN 20	PIN 21	PIN 24	PIN 25
0	DOT96	DOT96#	SRC1	SRC1#
1	SRC0	SRC0	27M_NSS	27M_SS









SB 010909
Change R356 R354
R321 R314 to RN85









<variant_name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CLOCK GEN(ICS)		
Size: A3	Document Number: LS20	Rev: SB
Date: Thursday, January 15, 2009	Sheet 4 of 41	







SB011009
Change R256 R253 R254 R251 to RN88
SB011309
Swap RN88 pin6 and pin7

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Diamondville CPU(1/3)

Size: A3 | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 5 of 41

SB011009
Change R265 R263 to RN89



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Diamondville CPU(2/3)

Size: A3 | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 6 of 41



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Diamondville CPU(3/3)

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 7 of 41



Wistron Corporation	緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Thermal/Fan Controllor
Size	Document Number: LS20
Rev	SB
Date: Thursday, January 15, 2009	Sheet 8 of 41



(*1) TCK SIGNAL IS BRANCHED AT CPU's PIN

(*2) CPURST# SIGNAL IS BRANCHED AT GMCH's PIN

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ITP port

Size: A4 | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 9 of 41



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

<Variant Name>

Title: CALISTOGA(1/7):HOST I/F

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 10 of 41



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

<variant_name>

Title: CALISTOGA(2/7):DDR2-A

Size: A3 | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 11 of 41

LEVEL	0	1
CFG3	DDR2 533	DDR2 400
CFG5	DMI x2 (default)	DMI x4 (945GMS not support)
CFG6	Reserved	Reserved



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CALISTOGA(3/6):DMI/PM/CFG

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 12 of 41



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CALISTOGA(4/6):PWR

Size	Document Number	Rev
Custom	LS20	SB

Date: Thursday, January 15, 2009 Sheet 13 of 41

<Variant Name>



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CALISTOGA(5/6):PWR

Size	Document Number	Rev
Custom	LS20	SB

Date: Thursday, January 15, 2009 Sheet 14 of 41



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CALISTOGA(6/6):GND

Size	Document Number	Rev
Custom	LS20	SB

Date: Thursday, January 15, 2009 Sheet 15 of 41

On-board DDR2 Memory





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDR2 On_Board -B(Bank0)

Size	Document Number	Rev
Custom	LS20	SB

Date: Thursday, January 15, 2009 Sheet 16 of 41



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDR-2 On_Board(Resistors)

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 17 of 41

CHANNEL A PARALLEL TERMINATION



PLACE 1 CAP FOR EVERY 2 BITS TERMINATION TO DDR2_VREF_S0.



DDR SLOT2 RELATED CAPS ARE REMOVED!





Ver-SB: SA1=0 , SA0=1
SB 011009
Change R215 R216 to RN92

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 SODIMM-B (REVERSE TYPE)**

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 18 of 41

SB 011009
Change R91 R92 to RN95
SB 011309
SWAP RN95 pin1 and pin2

Default:H

	GNT5#	GNT4#
LPC	H	H
PCI	H	L
SPI	L	H

AC coupling caps need to be within 250 mils of the driver.

RN47, RN48 should nearby IC

Within 500 mils from ICH7-M

USB0 --> External USB1
USB1 --> Card Reader
USB2 --> External USB2
USB3 --> BlueTooth
USB4 --> External USB3
USB5 --> Mini-PCIE (WWAN)
USB6 --> Camera
USB7 --> NEW Card

SB011009
Change R128 from ASM to DY

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH7-M(1/4):PCI/PCIE/DMI/USB/SPI

Size: A3 | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 19 of 41

SB 010509
change X2 from 82.30001.841 to 82.30001.661
C213 C209 from 15p to 7p

SB 010609
Change RTC1 from 20.F0893.002
to 20.F1267.003
SB 011309
Swap RTC1 pin2 and pin3

SB 011209
Change R282 R281 to RN97
Change R286 R293 to RN96
SB 011309
Swap RN97 pin1 and pin2,pin3 and pin4
Swap RN96 pin1 and pin2,pin3 and pin4

Variant Name	
Company	緯創資通 Wistron Corporation
Address	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	ICH7-M(2/4):ATA/AC97/LPC
Size	Custom
Document Number	LS20
Rev	SB
Date	Thursday, January 15, 2009
Sheet	20 of 41



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH7-M(3/4):PM/SMB/GPIO

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 21 of 41



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

<variant_name>

Title: ICH7-M(4/4):VCC/GND

Size: Custom | Document Number: LS20 | Rev: SB

Date: Thursday, January 15, 2009 | Sheet 22 of 41

Internal KeyBoard Connector



SATA HD Connector



SPI



TouchPad Connector



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: HDD /KeyBoard / FWH / TouchPad		
Size: A3	Document Number: LS20	Rev: SB
Date: Thursday, January 15, 2009	Sheet 23 of 41	

CRT I/F & CONNECTOR





SB 010609
Change CRT1 from 20.20431.015
to 20.20401.015
SB 011409
ADD F3

Hsync & Vsync level shift





5V @ ext. CRT side

To test pad

41 CRT_R
41 CRT_G
41 CRT_B
41 JVGA_HS
41 JVGA_VS
41 DDC_DATA_CON
41 DDC_CLK_CON

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CRT Connector
Size: A3 | Document Number: LS20 | Rev: SB
Date: Thursday, January 15, 2009 | Sheet 24 of 41

LCD Connector



SB 011409
Add RN87 RN90 RN91 RN99 RN100

LCD POWER



SB011009
Change Q4 Q5 to Q37

CAMERA



CAMERA POWER



Bluetooth Power



SB 010609
Change BT1 from 20.F0779.008
to 20.F0772.008

Pin#	Pin Name
1	GND
2	LED
3	WLAN_ACT
4	BT_PRI
5	USB D-
6	USB D+
7	GND
8	3.3V



SB 010809
Swap the BT1 pin define

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: LCD CONN/ Camera / BT		
Size: Custom	Document Number: LS20	Rev: SB
Date: Thursday, January 15, 2009	Sheet 25 of 41	

USB x 3 Connector







<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***USB connector***

Size	Document Number	Rev
Custom	LS20	SB

Date: Thursday, January 15, 2009 Sheet 26 of 41




1D2V_LAN_S5
2D5V_LAN_S5
3D3V_LAN_S5
U26
BCM5906MKMLG-GP
Ver-SB: Need change to 82.30020.B61
and change C175,C185= 15P
XTAL-25MHZ-133-GP
U29
AT24C02BN-SH-T-GP
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
LAN BCM5906M
LS20
Thursday, January 15, 2009
WWW.AliSaler.Com

10/100M Lan Transformer





Volume Down Button



Mute Button



USER Button



Volume Up Button



Power Button Board



SB 010609
Change CN4 from 20.K0315.012
to 20.K0411.012
011009
Restore CN4 to 20.K0315.012

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN connector/ Function Button

Size	Document Number	Rev
A3	LS20	SB

Date: Thursday, January 15, 2009 Sheet 29 of 41


RTS5159E can share SD_D1 to (MS_D1 or XD_D4)
RTS5159-GR-GP
U51
CARD-PUSH-36P-7-GP-U1
CARD1
13pin High is use 48Mhz, NC is use Crystal.
Please near pin47 and pin48
CLK48_R5158 need equal length with ICH7M
Ver-SB: DY to (X5, C474, C467)
R355 and R420 change to short Pad.
SB 010609
Change CARD1 from 20.I0043.001 to 20.I0043.011
WWW.AliSaler.Com
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Card Reader - RTS5159
LS20
SB
Thursday, January 15, 2009

LED Board CONN.



NEWCARD Connector



<Core Design>

緯創資通 Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	NEW Card / LED CONN
Size A3	Document Number LS20
Rev	SB
Date: Thursday, January 15, 2009	Sheet 31 of 41


TOP VIEW
PIN1
PIN3
OFF
ON
SW1
SW-SLIDE43-GP-U
WIRELESS_DISABLE# 33,41
3D3V_S0
R29
100KR2J-1-GP
C63
SCD1U10V2KX-4GP
SIM1
SKT-SIMM6-6-GP-U
C73
SC4D7U6D3V3KX-GP
1D5V_S0
C256
C259
SC1U10V2KX-1GP
C260
C262
C261
SCD1U10V2KX-5GP
UIM_PWR
UIM_DATA
UIM_CLK
UIM_RESET
UIM_VPP
C398
C401
SC33P50V2JN-3GP
SC33P50V2JN-4GP
33,41 -WWAN_DISABLE
19,21,28,31,33,41 -PLTRST
D23
FTZ6D8E-GP
MINI1
SKT-MINI52P-21-GP
-PCIE_WAKE 21,28,41
-CLKREQ_WWAN 4,41
-PCIE_CLK_WWAN 4,41
PCIE_CLK_WWAN 4,41
PCIE_RXN_WWAN 19,41
PCIE_RXP_WWAN 19,41
PCIE_TXN_WWAN 19,41
PCIE_TXP_WWAN 19,41
3D3V_S0
41 UIM_CLK
41 UIM_RESET
41 UIM_PWR
41 UIM_VPP
41 UIM_DATA
41 USB_WWAN+
41 USB_WWAN-
19 USBP5-
19 USBP5+
R270 0R0402-PAD
R269 0R0402-PAD
USB_WWAN-
USB_WWAN+
D20
RCLAMP0502B-GP
31,41 3G_LED#
Ver-SB: Remove Q32 part
C254
SC1U10V2KX-1GP
C265
C253
C258
SCD1U10V2KX-5GP
C263
MINI2
1.5V
3.3V
+1.5V
+3.3V
+3.3VAUX
RESERVED#3
RESERVED#5
RESERVED#8
RESERVED#10
RESERVED#12
RESERVED#14
RESERVED#16
RESERVED#17
RESERVED#19
RESERVED#20
RESERVED#37
RESERVED#39
RESERVED#41
RESERVED#43
RESERVED#45
RESERVED#47
RESERVED#49
RESERVED#51
LED_WWAN#
LED_WLAN#
LED_WPAN#
REFCLK+
REFCLK-
PERN0
PERP0
PETN0
PETP0
USB_D-
USB_D+
SMB_CLK
SMB_DATA
WAKE#
CLKREQ#
PERST#
GND
CLK_PCIE_MINI_1 4,41
-CLK_PCIE_MINI_1 4,41
PCIE_RXN_WLAN 19,41
PCIE_RXP_WLAN 19,41
PCIE_TXN_WLAN 19,41
PCIE_TXP_WLAN 19,41
TPAD14-GP TP71
TPAD14-GP TP72
SMB_CLK 21,31,41
SMB_DATA 21,31,41
-PCIE_WAKE 21,28,41
-CLKREQ_WLAN 4,41
-PLTRST 12,19,21,28,31,33,41
R431
33R2J-2-GP
25,41 WLAN_ACT
25,41 BT_BUSY
41 DEBUG_RX
41 DEBUG_TX
FOR DEBUG
33 E51_RXD
33 E51_TXD
R206 0R0402-PAD DEBUG_RX
R207 0R0402-PAD DEBUG_TX
33,41 WIFI_RF_EN
FOR DEBUG SB 011309
Change R208 from DY to ASM
5V_S5
R208
0R2J-2-GP
TP74 TPAD14-GP
TP75 TPAD14-GP
NC_MINI1_01
NC_MINI1_02
31,41 -LED_WLAN
Ver-SB: Remove Q28 Part
PTWO-CONN52A-2-GP-U1
20.F1107.052
SB 010709
ADD R431
SB 011209
Change R431 to 33 ohm
SB 010609
Change MINI2 from 62.10043.161
to 20.F1107.052
Wistron Corporatoin
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
MINI CARD SLOT 1&2
Size A3
Document Number
LS20
Rev SB
Date: Thursday, January 15, 2009
Sheet 32 of 41
WWW.AliSaler.Com

SB 010509
change X3 from 82.30001.841 to 82.30001.661
C215 C225 from 15p to 7p

SB 010509

SB011009
Change RN52 RN53 to RN86

Planar ID	[2, 1, 0]
SA:	0, 0, 0
SB:	0, 0, 1
SC:	0, 1, 0
-1:	0, 1, 1

CHIP_ID	GPI[97]
VIA	0
Intel	1

KBC GPIn	47	31	23		
DDR2_IDn	2	1	0	Vendor Part No.	Size
	0	0	0	HY5PS1G1631CFR-Y5	1G
	0	0	1	NT5TU128M8DE-ACI	1G
	0	1	0	MT47H128M8HQ-3:G	1G

Reserve FOR DEBUG BOARD

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: KBC WPCE773L
Size: C | Document Number: LS20 | Rev: SB
Date: Thursday, January 15, 2009 | Sheet 33 of 41

Adaptor in to generate DCBATOUT



SB 011209
Change C248 C249 to DY

SB 011009
Change DC1 from 22.10037.681
to 22.10037.F81



SB 011209
Change EC2 EC3 to 100p
Change EC1 EC2 EC3 EC4 fron DY to ASM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**

Size	Document Number	Rev
A4	LS20	SB

Date: Thursday, January 15, 2009 Sheet 34 of 41


DCBATOUT
DCBATOUT_6261A
3D3V_S0
U42
ISL6261ACRZ-T-GP
U38
U39
SIS412DN-T1-GE3-GP
SB 010909
Change R280 R279 R278 R277 R284 R285 R292
to 0R0402_PAD
Iomax=4A
OCP>=5.6A
VCC_CORE
CPU CORE ISL6261A
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
LS20
Thursday, January 15, 2009
WWW.AliSaler.Com



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ISL62392 5V/3D3V	
Size: Custom	Document Number: LS20	Rev: SB
Date: Thursday, January 15, 2009	Sheet 36 of 41	

NEXSEM NX2139A for 1D8V and 1D5V



緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	*NX2139A_1D8V/1D5V*
Size A3	Document Number LS20
Rev	SB
Date: Thursday, January 15, 2009	Sheet 37 of 41

TPS51117 FOR 1D05V_S0







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51117_1D05V/0D9V/2D5V	
Size A3	Document Number LS20	Rev SB
Date: Thursday, January 15, 2009	Sheet 38 of 41	

CHARGER



Wistron Corporation	緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CHARGER_BQ24705
Size C	Document Number LS20
Rev	SB
Date: Thursday, January 15, 2009	Sheet 39 of 41

Run Power



SB 010909
Change Q12 Q15 to Q36



For RF team







SB 011209
ADD FOR EMC



SB 010909
Delete H31 H34

SB 010509
change K4 K5 K6 K7 to 34.45T31.001
Remove K1 K2 K3

```
(34.4CK03.001) H56,H57,H58
(34.4CK01.001) H1
(34.4CK02.001) H2
(34.4CK05.001) H21
(34.4CK04.001) H20
```

SB 010509
Change H2 from 34.4CK02.001
to ZZ.0HOLE.XXX
Change H21 from 34.4CK05.001
to ZZ.0HOLE.XXX

SB 011209
ADD K8 to GND for EMC
DY K4 K5 K6 K7 K8

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Run Power / EMC		
Size: A3	Document Number: LS20	Rev: SB
Date: Thursday, January 15, 2009	Sheet 40 of 41	


Near KB1 Keyboard
Near CN3 LED_BOARD
Near CN4 POWER_BUTTON_BOARD
Near TPAD1 Touchpad
Near USB1 USB
Near USB2 USB
Near USB3 USB
BAT1 Conn.
Near MINI1
Near HDD1
Near MINI2
Near SW2
Near SW3
Near SW4
Near SW5
SB011009 ADD
Near HP1/ E_MIC1
Near CARD1
Near FAN1
Near CAMERA
DC1 Conn.
Near BT1 Bluetooth
Near NEW1 NewCard
Near MIC1 INT MIC
Near SW1 WLAN SW
Near SPK1 SPEAKER
LAN1 Conn.
CRT1 Conn.
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
TEST_PAD
LS20
SB
Thursday, January 15, 2009
41
WWW.AliSaler.Com