

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, BLACK_PEARL, MLB, K92

pre-evt 11/22/10 rev3.11.3

Page

Contents

Sync

1

Table of Contents

K17_MLB 04/27/2010

2

System Block Diagram

K60_MLB 04/26/2010

3

Revision History

K17_MLB 04/26/2010

4

Revision History

K17_MLB 04/26/2010

5

BOM Configuration

K17_MLB 04/26/2010

6

Functional / ICT Test

K17_MLB 04/26/2010

7

Power Aliases

K17_MLB 04/26/2010

8

Signal Aliases

K17_MLB 04/26/2010

9

CPU DMI/PEG/FDI/RSVD

K60_MLB 04/26/2010

10

CPU CLOCK/MISC/JTAG

K91_MLB 07/16/2010

11

CPU DDR3 INTERFACES

K60_MLB 04/26/2010

12

CPU POWER

K91_MLB 07/16/2010

13

CPU POWER AND GND

K60_MLB 04/26/2010

14

CPU DECOUPLING-I

K91_MLB 07/21/2010

15

CPU DECOUPLING-II

K91_MLB 07/21/2010

16

PCH SATA/PCIE/CLK/LPC/SPI

K91_MLB 10/19/2010

17

PCH DMI/FDI/GRAPHICS

K91_MLB 10/17/2010

18

PCH PCI/FLASHCACHE/USB

K91_MLB 10/20/2010

19

PCH MISC

K91_MLB 10/20/2010

20

PCH POWER

K91_MLB 07/09/2010

21

PCH GROUNDS

K92_YUN 05/20/2010

22

PCH DECOUPLING

K91_YUN 08/06/2010

23

CPU & PCH XDP

K91_MLB 10/17/2010

24

USB HUBS

K92_BEN 06/29/2010

25

Chipset Support

K91_MLB 06/29/2010

26

DDR3 SO-DIMM Connector A

K92_YUN 06/14/2010

27

DDR3 Byte/Bit Swaps

K92_YUN 05/14/2010

28

DDR3 SO-DIMM Connector B

K92_YUN 06/14/2010

29

CPU Memory S3 Support

K17_MLB 04/26/2010

30

FSB/DDR3/FRAMEBUF Vref Margining

K91_YUN 08/26/2010

31

X19/ALS/CAMERA CONNECTOR

K91_MLB 10/21/2010

32

ExpressCard Connector

K92_ERIC 07/27/2010

33

T29 Host (1 of 2)

T29_REF 11/09/2010

34

T29 Host (2 of 2)

T29_REF 11/09/2010

35

T29 Power Support

T29_REF 11/09/2010

36

ETHERNET PHY (CAESAR IV)

K92_ERIC 10/19/2010

37

Ethernet Connector

K92_ERIC 08/24/2010

38

FireWire LLC/PHY (FW643)

K91_MLB 10/20/2010

39

FireWire Port & PHY Power

K91_MLB 10/20/2010

40

FireWire Connector

K91_MLB 07/22/2010

41

SATA Connectors

K92_ERIC 11/08/2010

42

External USB Connectors

K92_ERIC 08/24/2010

43

PROJECT SPECIFIC CONNS

K92_ERIC 07/22/2010

44

Front Flex Support

K17_MLB 04/26/2010

45

SMC

K91_BEN 07/12/2010

Page

Contents

Sync

46

SMC Support

K91_BEN 07/12/2010

47

LPC+SPI Debug Connector

K91_YUN 09/23/2010

48

K92 SMBus Connections

K17_MLB 04/26/2010

49

Voltage & Load Side Current Sensing

K92_DINESH 09/24/2010

50

High Side and CPU/AXG Current Sensing

K92_DINESH 10/29/2010

51

Thermal Sensors

K92_DINESH 09/24/2010

52

Fan Connectors

K17_MLB 04/26/2010

53

WELLSPRING 1

K92_ERIC 10/11/2010

54

WELLSPRING 2

K92_ERIC 07/27/2010

55

Digital Accelerometer

K92_DINESH 06/02/2010

56

SPI ROM

K92_BEN 05/27/2010

57

AUDIO:CODEC

K92_KAVITHA 07/30/2010

58

AUDIO: LINE IN

K92_AUDIO 06/16/2010

59

AUDIO: HEADPHONE OUT

K92_KAVITHA 10/22/2010

60

AUDIO:SPEAKER AMP

K92_KAVITHA 10/22/2010

61

AUDIO: JACKS

K92_KAVITHA 11/02/2010

62

AUDIO: JACK TRANSLATORS

K92_KAVITHA 11/22/2010

63

DC-In & Battery Connectors

K92_CHANG 06/28/2010

64

PBus Supply & Battery Charger

K91_CHANG 07/21/2010

65

System Agent Supply

K91_CHANG 07/21/2010

66

5V / 3.3V Power Supply

K92_ERIC 08/30/2010

67

1.5V DDR3 Supply

K91_CHANG 07/21/2010

68

CPU IMVP7 & AXG VCore Regulator

K92_ERIC 11/09/2010

69

CPU IMVP7 & AXG VCore Output

K92_ERIC 09/27/2010

70

CPU VCCIO (1.05V) Power Supply

K92_ERIC 09/23/2010

71

Misc Power Supplies

K91_CHANG 07/21/2010

72

Power FETs

K91_MLB 10/18/2010

73

Power Control 1/ENABLE

K92_YUAN 07/22/2010

74

Whistler PCI-E

K91_MLB 10/19/2010

75

Whistler CORE/FB POWER

K92_BEN 06/03/2010

76

Whistler FRAME BUFFER I/F

K18_MLB 04/27/2010

77

GDDR5 Frame Buffer A

K91_YUN 08/23/2010

78

GDDR5 Frame Buffer B

K91_YUN 08/23/2010

79

Whistler LVDS/DP/GPIO

K92_SUMA 10/21/2010

80

Whistler GPIOs & STRAPS

K91_MLB 07/17/2010

81

Whistler DP PWR/GNDS

K92_BEN 06/01/2010

82

GPU (Whistler) CORE SUPPLY

K91_CHANG 07/21/2010

83

LVDS Display Connector

K17_MLB 04/26/2010

84

Muxed Graphics Support

K92_YUN 06/25/2010

85

DisplayPort/T29 A MUXing

K91_MLB 10/22/2010

86

DisplayPort/T29 A Connector

K91_MLB 10/22/2010

87

1V0 GPU / 1V5 FB Power Supply

K91_CHANG 07/21/2010

88

Graphics MUX (GMUX)

K92_YUAN 07/28/2010

89

LCD Backlight Driver (LP8545)

K92_DINESH 09/07/2010

90

LCD Backlight Support

K17_MLB 04/26/2010

Page

Contents

Sync

91

Power Sequencing EG/PCH S0

K92_YUAN 07/30/2010

92

CPU Constraints

K91_MLB 07/22/2010

93

Memory Constraints

K17_MLB 05/14/2010

94

PCH Constraints 1

K92_YUN 06/25/2010

95

PCH Constraints 2

K91_MLB 07/22/2010

96

Ethernet/FW Constraints

K91_MLB 07/22/2010

97

T29 Constraints

T29_REF 10/20/2010

98

SMC Constraints

K17_MLB 05/14/2010

99

GPU (Whistler) CONSTRAINTS

K91_MLB 07/21/2010

100

Project Specific Constraints

K91_MLB 07/22/2010

101

PCB Rule Definitions

K17_MLB 05/14/2010

102

PCH Power Aliases

K17_MLB 04/27/2010

103

DEBUG SENSORS AND ADC

K92_DINESH 09/07/2010

104

DEBUG SENSORS AND ADC 2

K92_DINESH 07/28/2010

105

Power Supplies BIST

K92_DINESH 08/23/2010

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8618	1	SCHEM, BLACK_PEARL, MLB, K92	SCH	CRITICAL	
820-2914	1	SCHEM, BLACK_PEARL, MLB, K92	PCB	CRITICAL	

DRAWING

TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Thu Nov 23 20:44:38 2010

SCHEM, MLB, K92

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

1 OF 132

1 OF 105

8

7

6

5


4

3

2

1

WWW.AliSaler.Com





8

7

6

5

4

3

2

1

```
PROTO2/EVT 11/11/10 rev3.0 for board 820-2914-05.brd release
PROTO2/EVT 11/15/10 rev3.6 for board 820-2914-06.brd release
PROTO2/EVT 11/19/10 rev3.7 for board 820-2914-07.brd release
EVT 11/22/10 rev3.9 for board 820-2914-07.brd release
```

D

D

C


C

B

B

A

A

SYNC MASTER=K17 MLB		SYNC DATE=04/26/2010	
PAGE TITLE			
Revision History			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
	BRANCH		
	PAGE		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	4 OF 105

8

7

6




5

4


3

2


1


8	7	6	5	4	3	2	1																																																																																															
BOM Variants																																																																																																						
<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>639-1303</td><td>PCBA,MLB,K92</td><td>K92_COMMON,CPU:2_2GHZ,FB_1G_SAMSUNG,EEEE_DG5Y</td></tr><tr><td>639-1464</td><td>PCBA,MLB,CFG2,K92</td><td>K92_COMMON,CPU:2_2GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG60</td></tr><tr><td>639-1466</td><td>PCBA,MLB,CFG3,K92</td><td>K92_COMMON,CPU:2_3GHZ,FB_1G_SAMSUNG,EEEE_DG62</td></tr><tr><td>639-1465</td><td>PCBA,MLB,CFG4,K92</td><td>K92_COMMON,CPU:2_3GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG61</td></tr><tr><td>085-1898</td><td>K92 MLB DEVELOPMENT BOM</td><td>K92_DEVEL:ENG</td></tr></table>								BOM NUMBER	BOM NAME	BOM OPTIONS	639-1303	PCBA,MLB,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_SAMSUNG,EEEE_DG5Y	639-1464	PCBA,MLB,CFG2,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG60	639-1466	PCBA,MLB,CFG3,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_SAMSUNG,EEEE_DG62	639-1465	PCBA,MLB,CFG4,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG61	085-1898	K92 MLB DEVELOPMENT BOM	K92_DEVEL:ENG																																																																													
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																				
639-1303	PCBA,MLB,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_SAMSUNG,EEEE_DG5Y																																																																																																				
639-1464	PCBA,MLB,CFG2,K92	K92_COMMON,CPU:2_2GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG60																																																																																																				
639-1466	PCBA,MLB,CFG3,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_SAMSUNG,EEEE_DG62																																																																																																				
639-1465	PCBA,MLB,CFG4,K92	K92_COMMON,CPU:2_3GHZ,FB_1G_HYNIX,VRAM_HYNIX,EEEE_DG61																																																																																																				
085-1898	K92 MLB DEVELOPMENT BOM	K92_DEVEL:ENG																																																																																																				
K92 BOM GROUPS																																																																																																						
<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>K92_COMMON</td><td>ALTERNATE,COMMON,K92_COMMON1,K92_COMMON2,K92_PROGPARTS</td></tr><tr><td>K92_COMMON1</td><td>CPUMEM_SD,EXT_HP_AMP,SMC_DEBUG_YES,USBHUB_2514B</td></tr><tr><td>K92_COMMON2</td><td>GPUVID_1P11V,HUB1_2NONREM,HUB2_2NONREM,KB_BL,ENET:B0,T29BST:Y,T29:YES,T29_DP_HPD:ALL_OR</td></tr><tr><td>K92_DEVEL:ENG</td><td>SNB_CPT_XDP,DEBUG_ADC,LPCPLUS:YES,VREFMRGN,GMUX_3TAG_CONN,S0PGOOD_IS1,BMON:ENG,CPU1PPLE_KNG,1MVPISNS_ENG,SDRV12C:MCU</td></tr><tr><td>K92_DEVEL:PVT</td><td>SNB_CPT_XDP,LPCPLUS:YES,VREFMRGN_NOT</td></tr><tr><td>K92_PROGPARTS</td><td>SMC_PROG:EVT,BOOTROM_PROG:EVT,ENETROM_PROG:B0_NOSD,TPAD_PROG:EVT,T29ROM:PROG,GMUX_PROG,T29MCU:PROG</td></tr><tr><td>K92_PVT</td><td>VREFMRGN_NOT,XDP,XDP_CPU_BPM,BMON:PROD</td></tr><tr><td>SNB_CPT_XDP</td><td>XDP,XDP_CONN,XDP_CPU_BPM,XDP_PCH</td></tr></table>								BOM GROUP	BOM OPTIONS	K92_COMMON	ALTERNATE,COMMON,K92_COMMON1,K92_COMMON2,K92_PROGPARTS	K92_COMMON1	CPUMEM_SD,EXT_HP_AMP,SMC_DEBUG_YES,USBHUB_2514B	K92_COMMON2	GPUVID_1P11V,HUB1_2NONREM,HUB2_2NONREM,KB_BL,ENET:B0,T29BST:Y,T29:YES,T29_DP_HPD:ALL_OR	K92_DEVEL:ENG	SNB_CPT_XDP,DEBUG_ADC,LPCPLUS:YES,VREFMRGN,GMUX_3TAG_CONN,S0PGOOD_IS1,BMON:ENG,CPU1PPLE_KNG,1MVPISNS_ENG,SDRV12C:MCU	K92_DEVEL:PVT	SNB_CPT_XDP,LPCPLUS:YES,VREFMRGN_NOT	K92_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:EVT,ENETROM_PROG:B0_NOSD,TPAD_PROG:EVT,T29ROM:PROG,GMUX_PROG,T29MCU:PROG	K92_PVT	VREFMRGN_NOT,XDP,XDP_CPU_BPM,BMON:PROD	SNB_CPT_XDP	XDP,XDP_CONN,XDP_CPU_BPM,XDP_PCH																																																																													
BOM GROUP	BOM OPTIONS																																																																																																					
K92_COMMON	ALTERNATE,COMMON,K92_COMMON1,K92_COMMON2,K92_PROGPARTS																																																																																																					
K92_COMMON1	CPUMEM_SD,EXT_HP_AMP,SMC_DEBUG_YES,USBHUB_2514B																																																																																																					
K92_COMMON2	GPUVID_1P11V,HUB1_2NONREM,HUB2_2NONREM,KB_BL,ENET:B0,T29BST:Y,T29:YES,T29_DP_HPD:ALL_OR																																																																																																					
K92_DEVEL:ENG	SNB_CPT_XDP,DEBUG_ADC,LPCPLUS:YES,VREFMRGN,GMUX_3TAG_CONN,S0PGOOD_IS1,BMON:ENG,CPU1PPLE_KNG,1MVPISNS_ENG,SDRV12C:MCU																																																																																																					
K92_DEVEL:PVT	SNB_CPT_XDP,LPCPLUS:YES,VREFMRGN_NOT																																																																																																					
K92_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:EVT,ENETROM_PROG:B0_NOSD,TPAD_PROG:EVT,T29ROM:PROG,GMUX_PROG,T29MCU:PROG																																																																																																					
K92_PVT	VREFMRGN_NOT,XDP,XDP_CPU_BPM,BMON:PROD																																																																																																					
SNB_CPT_XDP	XDP,XDP_CONN,XDP_CPU_BPM,XDP_PCH																																																																																																					
Bar Code Labels / EEEE #'s																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEEE_DG5Y]</td><td>CRITICAL</td><td>EEEE_DG5Y</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEEE_DG60]</td><td>CRITICAL</td><td>EEEE_DG60</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEEE_DG61]</td><td>CRITICAL</td><td>EEEE_DG61</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEEE_DG62]</td><td>CRITICAL</td><td>EEEE_DG62</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5Y]	CRITICAL	EEEE_DG5Y	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG60]	CRITICAL	EEEE_DG60	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG61]	CRITICAL	EEEE_DG61	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG62]	CRITICAL	EEEE_DG62																																																																	
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5Y]	CRITICAL	EEEE_DG5Y																																																																																																	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG60]	CRITICAL	EEEE_DG60																																																																																																	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG61]	CRITICAL	EEEE_DG61																																																																																																	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG62]	CRITICAL	EEEE_DG62																																																																																																	
Module Parts																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S4032</td><td>1</td><td>IC,CPU,SNB,S800W,PRQ,D2,2.2,45W,4+2.1.30,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU:2_2GHZ</td></tr><tr><td>337S4033</td><td>1</td><td>IC,CPU,SNB,S800U,PRQ,D2,2.3,45W,4+2.1.30,8M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU:2_3GHZ</td></tr><tr><td>337S4029</td><td>1</td><td>IC,PCW,CONGAMPPOINT_SLA9D,PRQ,MD82MM63</td><td>U1800</td><td>CRITICAL</td><td></td></tr><tr><td>343S0534</td><td>1</td><td>IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8</td><td>U3900</td><td>CRITICAL</td><td>ENET:B0</td></tr><tr><td>343S0494</td><td>1</td><td>IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8</td><td>U3900</td><td>CRITICAL</td><td>ENET:A0</td></tr><tr><td>338S0753</td><td>1</td><td>IC,PW643-E,1394B_PHY/ONC1_LINK/PCI-E,12</td><td>U4100</td><td>CRITICAL</td><td></td></tr><tr><td>333S0543</td><td>4</td><td>IC,SDRAM,GDDR5,32MX32,1.25GHz,E-DIE,HF</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>FB_512_SAMSUNG</td></tr><tr><td>333S0564</td><td>4</td><td>IC,SDRAM,GDDR5,32MX32,1.25GHz,A-DIE1.35V</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>FB_512_HYNIX</td></tr><tr><td>333S0571</td><td>4</td><td>IC,SDRAM,GDDR5,64MX32,3.6GBPS,C-DIE,HF</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>FB_1G_SAMSUNG</td></tr><tr><td>333S0572</td><td>4</td><td>IC,SDRAM,GDDR5,64MX32,3.6GBPS,M-DIE,HF</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>FB_1G_HYNIX</td></tr><tr><td>337S3936</td><td>1</td><td>IC,GPU,AMD,WHISTLER,942PCBGA,409M,ES</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0945</td><td>1</td><td>Light Ridge,S_LHAJ7,PCBGA,15x15mm</td><td>U3600</td><td>CRITICAL</td><td>T29:YES</td></tr><tr><td>353S3055</td><td>1</td><td>IC,P13VEDP212,x2 DISPLAYPORT 2:1 MIX, QFN</td><td>U9390</td><td>CRITICAL</td><td></td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S4032	1	IC,CPU,SNB,S800W,PRQ,D2,2.2,45W,4+2.1.30,6M,BGA	U1000	CRITICAL	CPU:2_2GHZ	337S4033	1	IC,CPU,SNB,S800U,PRQ,D2,2.3,45W,4+2.1.30,8M,BGA	U1000	CRITICAL	CPU:2_3GHZ	337S4029	1	IC,PCW,CONGAMPPOINT_SLA9D,PRQ,MD82MM63	U1800	CRITICAL		343S0534	1	IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8	U3900	CRITICAL	ENET:B0	343S0494	1	IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8	U3900	CRITICAL	ENET:A0	338S0753	1	IC,PW643-E,1394B_PHY/ONC1_LINK/PCI-E,12	U4100	CRITICAL		333S0543	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,E-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_512_SAMSUNG	333S0564	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,A-DIE1.35V	U8400,U8450,U8500,U8550	CRITICAL	FB_512_HYNIX	333S0571	4	IC,SDRAM,GDDR5,64MX32,3.6GBPS,C-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG	333S0572	4	IC,SDRAM,GDDR5,64MX32,3.6GBPS,M-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX	337S3936	1	IC,GPU,AMD,WHISTLER,942PCBGA,409M,ES	U8000	CRITICAL		338S0945	1	Light Ridge,S_LHAJ7,PCBGA,15x15mm	U3600	CRITICAL	T29:YES	353S3055	1	IC,P13VEDP212,x2 DISPLAYPORT 2:1 MIX, QFN	U9390	CRITICAL												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
337S4032	1	IC,CPU,SNB,S800W,PRQ,D2,2.2,45W,4+2.1.30,6M,BGA	U1000	CRITICAL	CPU:2_2GHZ																																																																																																	
337S4033	1	IC,CPU,SNB,S800U,PRQ,D2,2.3,45W,4+2.1.30,8M,BGA	U1000	CRITICAL	CPU:2_3GHZ																																																																																																	
337S4029	1	IC,PCW,CONGAMPPOINT_SLA9D,PRQ,MD82MM63	U1800	CRITICAL																																																																																																		
343S0534	1	IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8	U3900	CRITICAL	ENET:B0																																																																																																	
343S0494	1	IC,ASIC,GBIT_ETHERNETASD_CTLRL,686 QFN 8X8	U3900	CRITICAL	ENET:A0																																																																																																	
338S0753	1	IC,PW643-E,1394B_PHY/ONC1_LINK/PCI-E,12	U4100	CRITICAL																																																																																																		
333S0543	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,E-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_512_SAMSUNG																																																																																																	
333S0564	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,A-DIE1.35V	U8400,U8450,U8500,U8550	CRITICAL	FB_512_HYNIX																																																																																																	
333S0571	4	IC,SDRAM,GDDR5,64MX32,3.6GBPS,C-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG																																																																																																	
333S0572	4	IC,SDRAM,GDDR5,64MX32,3.6GBPS,M-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX																																																																																																	
337S3936	1	IC,GPU,AMD,WHISTLER,942PCBGA,409M,ES	U8000	CRITICAL																																																																																																		
338S0945	1	Light Ridge,S_LHAJ7,PCBGA,15x15mm	U3600	CRITICAL	T29:YES																																																																																																	
353S3055	1	IC,P13VEDP212,x2 DISPLAYPORT 2:1 MIX, QFN	U9390	CRITICAL																																																																																																		
Programmed Parts-All Builds																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>335S0777</td><td>1</td><td>IC,EEPROM,SERIAL,8KB,SOIC</td><td>U3690</td><td>CRITICAL</td><td>T29ROM:BLANK</td></tr><tr><td>341S2899</td><td>1</td><td>IC,T29 EEPROM,K92</td><td>U3690</td><td>CRITICAL</td><td>T29ROM:PROG</td></tr><tr><td>341S2384</td><td>1</td><td>IS,ENCORE II, CY7C63813-LFSC</td><td>U4800</td><td>CRITICAL</td><td></td></tr><tr><td>335S0724</td><td>1</td><td>IC,GPU ROM,K91/F,K92</td><td>U8701</td><td>CRITICAL</td><td>GPUROM:BLANK</td></tr><tr><td>341S2957</td><td>1</td><td>IC,GPU ROM,K91/F,K92</td><td>U8701</td><td>CRITICAL</td><td>GPUROM:PROG</td></tr><tr><td>336S0042</td><td>1</td><td>IC,PLD,LATTICE,LFXP2-SE-5,132 BALL,CSBGA</td><td>U9600</td><td>CRITICAL</td><td>GMUX_BLANK</td></tr><tr><td>341S2996</td><td>1</td><td>IC,GMUX,K92</td><td>U9600</td><td>CRITICAL</td><td>GMUX_PROG</td></tr><tr><td>337S3997</td><td>1</td><td>IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25</td><td>U9330</td><td>CRITICAL</td><td>T29MCU:BLANK</td></tr><tr><td>341S2939</td><td>1</td><td>IC,PROGRAMMED MCU,32B,LPC1112A,16KB/2KB,HVQFN25</td><td>U9330</td><td>CRITICAL</td><td>T29MCU:PROG</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	335S0777	1	IC,EEPROM,SERIAL,8KB,SOIC	U3690	CRITICAL	T29ROM:BLANK	341S2899	1	IC,T29 EEPROM,K92	U3690	CRITICAL	T29ROM:PROG	341S2384	1	IS,ENCORE II, CY7C63813-LFSC	U4800	CRITICAL		335S0724	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:BLANK	341S2957	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:PROG	336S0042	1	IC,PLD,LATTICE,LFXP2-SE-5,132 BALL,CSBGA	U9600	CRITICAL	GMUX_BLANK	341S2996	1	IC,GMUX,K92	U9600	CRITICAL	GMUX_PROG	337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK	341S2939	1	IC,PROGRAMMED MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:PROG																																			
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
335S0777	1	IC,EEPROM,SERIAL,8KB,SOIC	U3690	CRITICAL	T29ROM:BLANK																																																																																																	
341S2899	1	IC,T29 EEPROM,K92	U3690	CRITICAL	T29ROM:PROG																																																																																																	
341S2384	1	IS,ENCORE II, CY7C63813-LFSC	U4800	CRITICAL																																																																																																		
335S0724	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:BLANK																																																																																																	
341S2957	1	IC,GPU ROM,K91/F,K92	U8701	CRITICAL	GPUROM:PROG																																																																																																	
336S0042	1	IC,PLD,LATTICE,LFXP2-SE-5,132 BALL,CSBGA	U9600	CRITICAL	GMUX_BLANK																																																																																																	
341S2996	1	IC,GMUX,K92	U9600	CRITICAL	GMUX_PROG																																																																																																	
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK																																																																																																	
341S2939	1	IC,PROGRAMMED MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:PROG																																																																																																	
GPURUM will NOSUFFED @EVT																																																																																																						
Alternate Parts																																																																																																						
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>157S0058</td><td>157S0055</td><td></td><td>ALL</td><td>Delta alt to TDK Magnetics</td></tr><tr><td>152S0896</td><td>152S0518</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>152S0915</td><td>152S0796</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>155S0457</td><td>155S0329</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO MURATA</td></tr><tr><td>516S0805</td><td>516S0806</td><td></td><td>ALL</td><td>FOXCONN ALT TO MOLEX</td></tr><tr><td>353S2805</td><td>353S2603</td><td></td><td>ALL</td><td>Fairchild 8' alt to 6' wafer</td></tr><tr><td>127S0111</td><td>127S0060</td><td></td><td>ALL</td><td>Rohm alt to Kemet</td></tr><tr><td>353S3085</td><td>353S1658</td><td></td><td>ALL</td><td>ST Micro alt to LT (U5850)</td></tr><tr><td>152S0905</td><td>152S1307</td><td></td><td>ALL</td><td>Cytotec (used on K901) as alt (L7630)</td></tr><tr><td>353S3055</td><td>353S3151</td><td></td><td>ALL</td><td>Pericom alt to NXP DP Mux (U9390)</td></tr><tr><td>376S0855</td><td>376S0613</td><td></td><td>ALL</td><td>radar8915240 Toshiba PET (Q3200, etc)</td></tr><tr><td>870-1939</td><td>870-1698</td><td></td><td>ALL</td><td>Silver alt to Gold tail pogo pins</td></tr><tr><td>870-2015</td><td>870-1699</td><td></td><td>ALL</td><td>Silver alt to Gold short pogo pins</td></tr><tr><td>376S0972</td><td>376S0612</td><td></td><td>ALL</td><td>add SNB part as 2nd source</td></tr><tr><td>138S0676</td><td>138S0691</td><td></td><td>ALL</td><td>add Murata part as 2nd source</td></tr><tr><td>128S0327</td><td>128S0264</td><td></td><td>ALL</td><td>add NEC part as 2nd source</td></tr><tr><td>376S0977</td><td>376S0859</td><td></td><td>ALL</td><td>add new part as 2nd source</td></tr><tr><td>138S0681</td><td>138S0638</td><td></td><td>ALL</td><td>add new part as 2nd source (Q3888,Q9430)</td></tr></table>								PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	157S0058	157S0055		ALL	Delta alt to TDK Magnetics	152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC	152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC	155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA	516S0805	516S0806		ALL	FOXCONN ALT TO MOLEX	353S2805	353S2603		ALL	Fairchild 8' alt to 6' wafer	127S0111	127S0060		ALL	Rohm alt to Kemet	353S3085	353S1658		ALL	ST Micro alt to LT (U5850)	152S0905	152S1307		ALL	Cytotec (used on K901) as alt (L7630)	353S3055	353S3151		ALL	Pericom alt to NXP DP Mux (U9390)	376S0855	376S0613		ALL	radar8915240 Toshiba PET (Q3200, etc)	870-1939	870-1698		ALL	Silver alt to Gold tail pogo pins	870-2015	870-1699		ALL	Silver alt to Gold short pogo pins	376S0972	376S0612		ALL	add SNB part as 2nd source	138S0676	138S0691		ALL	add Murata part as 2nd source	128S0327	128S0264		ALL	add NEC part as 2nd source	376S0977	376S0859		ALL	add new part as 2nd source	138S0681	138S0638		ALL	add new part as 2nd source (Q3888,Q9430)
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																		
157S0058	157S0055		ALL	Delta alt to TDK Magnetics																																																																																																		
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																		
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																		
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA																																																																																																		
516S0805	516S0806		ALL	FOXCONN ALT TO MOLEX																																																																																																		
353S2805	353S2603		ALL	Fairchild 8' alt to 6' wafer																																																																																																		
127S0111	127S0060		ALL	Rohm alt to Kemet																																																																																																		
353S3085	353S1658		ALL	ST Micro alt to LT (U5850)																																																																																																		
152S0905	152S1307		ALL	Cytotec (used on K901) as alt (L7630)																																																																																																		
353S3055	353S3151		ALL	Pericom alt to NXP DP Mux (U9390)																																																																																																		
376S0855	376S0613		ALL	radar8915240 Toshiba PET (Q3200, etc)																																																																																																		
870-1939	870-1698		ALL	Silver alt to Gold tail pogo pins																																																																																																		
870-2015	870-1699		ALL	Silver alt to Gold short pogo pins																																																																																																		
376S0972	376S0612		ALL	add SNB part as 2nd source																																																																																																		
138S0676	138S0691		ALL	add Murata part as 2nd source																																																																																																		
128S0327	128S0264		ALL	add NEC part as 2nd source																																																																																																		
376S0977	376S0859		ALL	add new part as 2nd source																																																																																																		
138S0681	138S0638		ALL	add new part as 2nd source (Q3888,Q9430)																																																																																																		
SMC																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>338S0895</td><td>1</td><td>IC,SMC,H58/2117,5MMX9MM,TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2855</td><td>1</td><td>IC,SMC,DEVELOPMENT-PROTO,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:PROTO0</td></tr><tr><td>341S2855</td><td>1</td><td>IC,SMC,DEVELOPMENT-PROTO1,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:PROTO1</td></tr><tr><td>341S2995</td><td>1</td><td>IC,SMC,DEVELOPMENT-PROTO2,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:PROTO2</td></tr><tr><td>341S2862</td><td>1</td><td>IC,SMC,DEVELOPMENT-EVT,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:EVT</td></tr><tr><td>341S2865</td><td>1</td><td>IC,SMC,DEVELOPMENT-DVT,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:DVT</td></tr><tr><td>341S2868</td><td>1</td><td>IC,SMC,DEVELOPMENT-PVT,K92</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG:PVT</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0895	1	IC,SMC,H58/2117,5MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK	341S2855	1	IC,SMC,DEVELOPMENT-PROTO,K92	U4900	CRITICAL	SMC_PROG:PROTO0	341S2855	1	IC,SMC,DEVELOPMENT-PROTO1,K92	U4900	CRITICAL	SMC_PROG:PROTO1	341S2995	1	IC,SMC,DEVELOPMENT-PROTO2,K92	U4900	CRITICAL	SMC_PROG:PROTO2	341S2862	1	IC,SMC,DEVELOPMENT-EVT,K92	U4900	CRITICAL	SMC_PROG:EVT	341S2865	1	IC,SMC,DEVELOPMENT-DVT,K92	U4900	CRITICAL	SMC_PROG:DVT	341S2868	1	IC,SMC,DEVELOPMENT-PVT,K92	U4900	CRITICAL	SMC_PROG:PVT																																															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
338S0895	1	IC,SMC,H58/2117,5MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK																																																																																																	
341S2855	1	IC,SMC,DEVELOPMENT-PROTO,K92	U4900	CRITICAL	SMC_PROG:PROTO0																																																																																																	
341S2855	1	IC,SMC,DEVELOPMENT-PROTO1,K92	U4900	CRITICAL	SMC_PROG:PROTO1																																																																																																	
341S2995	1	IC,SMC,DEVELOPMENT-PROTO2,K92	U4900	CRITICAL	SMC_PROG:PROTO2																																																																																																	
341S2862	1	IC,SMC,DEVELOPMENT-EVT,K92	U4900	CRITICAL	SMC_PROG:EVT																																																																																																	
341S2865	1	IC,SMC,DEVELOPMENT-DVT,K92	U4900	CRITICAL	SMC_PROG:DVT																																																																																																	
341S2868	1	IC,SMC,DEVELOPMENT-PVT,K92	U4900	CRITICAL	SMC_PROG:PVT																																																																																																	
EFI																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>335S0740</td><td>1</td><td>64 MBIT SPI SERIAL DUAL I/O FLASH</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2893</td><td>1</td><td>IC,EFI,ROM,PROTO, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:PROTO0</td></tr><tr><td>341S2934</td><td>1</td><td>IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:PROTO1</td></tr><tr><td>341S2991</td><td>1</td><td>IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:PROTO2</td></tr><tr><td>341S2894</td><td>1</td><td>IC,EFI,ROM,EVT, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:EVT</td></tr><tr><td>341S2895</td><td>1</td><td>IC,EFI,ROM,DVT, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:DVT</td></tr><tr><td>341S2896</td><td>1</td><td>IC,EFI,ROM,PVT, K90/K901/K91/K91F/K92</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG:PVT</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	335S0740	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK	341S2893	1	IC,EFI,ROM,PROTO, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO0	341S2934	1	IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO1	341S2991	1	IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO2	341S2894	1	IC,EFI,ROM,EVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:EVT	341S2895	1	IC,EFI,ROM,DVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:DVT	341S2896	1	IC,EFI,ROM,PVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PVT																																															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
335S0740	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK																																																																																																	
341S2893	1	IC,EFI,ROM,PROTO, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO0																																																																																																	
341S2934	1	IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO1																																																																																																	
341S2991	1	IC,EFI,ROM,PROTO1, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PROTO2																																																																																																	
341S2894	1	IC,EFI,ROM,EVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:EVT																																																																																																	
341S2895	1	IC,EFI,ROM,DVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:DVT																																																																																																	
341S2896	1	IC,EFI,ROM,PVT, K90/K901/K91/K91F/K92	U6100	CRITICAL	BOOTROM_PROG:PVT																																																																																																	
Ethernet																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>335S0539</td><td>1</td><td>IC,FLASH,SERIAL,SPI,1MBIT,2V7,8P,SOIC</td><td>U3990</td><td>CRITICAL</td><td>ENETROM_BLANK</td></tr><tr><td>341S2685</td><td>1</td><td>IC,ENET ROM,PROTO1,K92</td><td>U3990</td><td>CRITICAL</td><td>ENETROM_PROG:AO_SD</td></tr><tr><td>341S3027</td><td>1</td><td>IC,ENET ROM, PROTO2, EVT,DVT,PVT,K92</td><td>U3990</td><td>CRITICAL</td><td>ENETROM_PROG:B0_NOSD</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	335S0539	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,8P,SOIC	U3990	CRITICAL	ENETROM_BLANK	341S2685	1	IC,ENET ROM,PROTO1,K92	U3990	CRITICAL	ENETROM_PROG:AO_SD	341S3027	1	IC,ENET ROM, PROTO2, EVT,DVT,PVT,K92	U3990	CRITICAL	ENETROM_PROG:B0_NOSD																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
335S0539	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,8P,SOIC	U3990	CRITICAL	ENETROM_BLANK																																																																																																	
341S2685	1	IC,ENET ROM,PROTO1,K92	U3990	CRITICAL	ENETROM_PROG:AO_SD																																																																																																	
341S3027	1	IC,ENET ROM, PROTO2, EVT,DVT,PVT,K92	U3990	CRITICAL	ENETROM_PROG:B0_NOSD																																																																																																	
PSOC																																																																																																						
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>341S2902</td><td>1</td><td>IC,TP PSOC,PROTO,K90,K901,K91,K91F,K92</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG:PROTO1</td></tr><tr><td>341S3024</td><td>1</td><td>IC,TP PSOC,proto2,K90,K901,K91,K91F,K92T</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG:PROTO2</td></tr><tr><td>341S3024</td><td>1</td><td>IC,TP PSOC,proto1,EVT,K90,K901,K91,K91F,K92T</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG:EVT</td></tr><tr><td>341S3024</td><td>1</td><td>IC,TP PSOC,proto1,DVT,PVT,K90,K901,K91,K91F,K92T</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG:DVT/PVT</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	341S2902	1	IC,TP PSOC,PROTO,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:PROTO1	341S3024	1	IC,TP PSOC,proto2,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:PROTO2	341S3024	1	IC,TP PSOC,proto1,EVT,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:EVT	341S3024	1	IC,TP PSOC,proto1,DVT,PVT,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:DVT/PVT																																																																	
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																	
341S2902	1	IC,TP PSOC,PROTO,K90,K901,K91,K91F,K92	U5701	CRITICAL	TPAD_PROG:PROTO1																																																																																																	
341S3024	1	IC,TP PSOC,proto2,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:PROTO2																																																																																																	
341S3024	1	IC,TP PSOC,proto1,EVT,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:EVT																																																																																																	
341S3024	1	IC,TP PSOC,proto1,DVT,PVT,K90,K901,K91,K91F,K92T	U5701	CRITICAL	TPAD_PROG:DVT/PVT																																																																																																	
BOM Configuration																																																																																																						
<table><tr><td colspan="2">SYNC MASTER=K17 MLB</td><td colspan="6">SYNC DATE=04/26/2010</td></tr><tr><td colspan="8">PAGE TITLE</td></tr><tr><td colspan="6" rowspan="2"> Apple Inc.</td><td>DRAWING NUMBER</td><td>SIZE</td></tr><tr><td>REVISION</td><td>D</td></tr><tr><td colspan="6" rowspan="3">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td>BRANCH</td><td></td></tr><tr><td>PAGE</td><td>5 OF 132</td></tr><tr><td>SHEET</td><td>5 OF 105</td></tr></table>								SYNC MASTER=K17 MLB		SYNC DATE=04/26/2010						PAGE TITLE								 Apple Inc.						DRAWING NUMBER	SIZE	REVISION	D	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED						BRANCH		PAGE	5 OF 132	SHEET	5 OF 105																																																									
SYNC MASTER=K17 MLB		SYNC DATE=04/26/2010																																																																																																				
PAGE TITLE																																																																																																						
 Apple Inc.						DRAWING NUMBER	SIZE																																																																																															
						REVISION	D																																																																																															
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED						BRANCH																																																																																																
						PAGE	5 OF 132																																																																																															
						SHEET	5 OF 105																																																																																															
8	7	6	5	4	3	2	1																																																																																															







PAGE TITLE		PAGE TITLE	
DRAWING NUMBER		DRAWING NUMBER	
REVISION		REVISION	
BRANCH		BRANCH	
PAGE		PAGE	
9 OF 132		9 OF 132	
SHEET		SHEET	
8 OF 105		8 OF 105	












Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)

Place on bottom side of U1000



Figure 1 shows the schematic diagram of the four test boards, C1620, C1621, C1622, and C1623. Each board is represented by a vertical line with a capacitor symbol (two parallel lines) and a resistor symbol (zigzag line) in series. The components are labeled as follows: 10UF, 20k, 6.3V, and CERM-X5R. The boards are labeled CRITICAL at the bottom. The boards are connected in a series configuration, with the output of one board connected to the input of the next.

Place near inductors on bottom side.



CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL

¹C1640 ¹C1641 ¹C1642 ¹C1643 ¹C1644

470UF-4MOHM 470UF-4MOHM 470UF-4MOHM 470UF-4MOHM 470UF-4MOHM

20% 20% 20% 20% 20%


0.0V 0.0V 0.0V 0.0V 0.0V

POLY-TANT POLY-TANT POLY-TANT POLY-TANT POLY-TANT



DZT-SM DZT-SM DZT-SM DZT-SM DZT-SM


Intel recommendation:	2x 330uF	10x 10uF	0603	26x 1uF	0402
Apple Implementation:	2x 330uF	10x 10uF	0603	26x 1uF	0402

Place on bottom side of U1000



¹ C1672 ¹ C1673 ¹ C1674


[illegible]

PAGE TITLE		CPU DECOUPLING-I	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	16 OF 132
		SHEET	14 OF 105


VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):
Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):
Place close to U1000 on bottom side



PLACEMENT_NOTE (C1726-C1731):
Place near inductors on bottom side.




PLACEMENT_NOTE (C1734-C1735):
Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1738-C1747):
Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):





SYNC MASTER=K91 MLB SYNC DATE=07/21/2010


PAGE TITLE		
CPU DECOUPLING-II		
 Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
	BRANCH	
	PAGE	17 OF 132
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 15 OF 105




















BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM0_0, HUB1_NONREM0_1	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0, HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600,U2650	CRITICAL	USBHUB_2061

T29 unused USB port, only has pull up

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K92 BEN SYNC DATE=06/29/2010

USB HUBS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

D


26 OF 132

24 OF 105


PCH Reset Button



Ethernet WAKE# Isolation




ENET_MEDIA_SENSE ISOLATION CIRCUIT




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.




Platform Reset Connections

Unbuffered




Buffered


Note: Based on K91/K92 layout, ENET,AP and BKLT are moved to Buffered reset.



Buffered CPU reset



SYNC MASTER=K91 MLB		SYNC DATE=06/29/2010	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DINMA_SCL
- =I2C_S0DINMA_SDA

BOM options provided by this page:


(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

"Factory" (top) slot

SYNC MASTER=K92_YUN		SYNC DATE=06/14/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 105	
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
D	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0				
	93 27 26 11	MEM A DQS N<0>	11 26 27 93 93 28 27 11	MEM B DQS N<0>	11 27 28 93		
	93 11	MEM A DQS P<0>	26	93 28 27 11	MEM B DQS P<0>	11 27 28 93	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<7>		=MEM B DQ<7>			
	93 11	MEM A DQ<6>	26	93 11	MEM B DQ<6>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<5>		=MEM B DQ<5>			
	93 11	MEM A DQ<4>	26	93 11	MEM B DQ<4>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<3>		=MEM B DQ<3>			
	93 11	MEM A DQ<2>	26	93 11	MEM B DQ<2>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<1>		=MEM B DQ<1>			
	93 11	MEM A DQ<0>	26	93 11	MEM B DQ<0>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<0>		=MEM B DQ<0>			
C	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1				
	93 11	MEM A DQS N<1>	26	93 11	MEM B DQS N<1>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<1>		=MEM B DQS P<1>			
	93 11	MEM A DQS P<1>	26	93 11	MEM B DQS P<1>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<15>		=MEM B DQ<15>			
	93 11	MEM A DQ<14>	26	93 11	MEM B DQ<14>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<13>		=MEM B DQ<13>			
	93 11	MEM A DQ<12>	26	93 11	MEM B DQ<12>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<11>		=MEM B DQ<11>			
	93 11	MEM A DQ<10>	26	93 11	MEM B DQ<10>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<9>		=MEM B DQ<9>			
	93 11	MEM A DQ<8>	26	93 11	MEM B DQ<8>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<8>		=MEM B DQ<8>			
B	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2				
	93 11	MEM A DQS N<2>	26	93 11	MEM B DQS N<2>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<2>		=MEM B DQS P<2>			
	93 11	MEM A DQS P<2>	26	93 11	MEM B DQS P<2>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<23>		=MEM B DQ<23>			
	93 11	MEM A DQ<22>	26	93 11	MEM B DQ<22>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<21>		=MEM B DQ<21>			
	93 11	MEM A DQ<20>	26	93 11	MEM B DQ<20>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<19>		=MEM B DQ<19>			
	93 11	MEM A DQ<18>	26	93 11	MEM B DQ<18>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<17>		=MEM B DQ<17>			
	93 11	MEM A DQ<16>	26	93 11	MEM B DQ<16>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<16>		=MEM B DQ<16>			
A	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3				
	93 11	MEM A DQS N<3>	26	93 11	MEM B DQS N<3>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<3>		=MEM B DQS P<3>			
	93 11	MEM A DQS P<3>	26	93 11	MEM B DQS P<3>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<31>		=MEM B DQ<31>			
	93 11	MEM A DQ<30>	26	93 11	MEM B DQ<30>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<29>		=MEM B DQ<29>			
	93 11	MEM A DQ<28>	26	93 11	MEM B DQ<28>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<27>		=MEM B DQ<27>			
	93 11	MEM A DQ<26>	26	93 11	MEM B DQ<26>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<25>		=MEM B DQ<25>			
	93 11	MEM A DQ<24>	26	93 11	MEM B DQ<24>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<24>		=MEM B DQ<24>			
A	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4				
	93 11	MEM A DQS N<4>	26	93 11	MEM B DQS N<4>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<4>		=MEM B DQS P<4>			
	93 11	MEM A DQS P<4>	26	93 11	MEM B DQS P<4>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<39>		=MEM B DQ<39>			
	93 11	MEM A DQ<38>	26	93 11	MEM B DQ<38>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<37>		=MEM B DQ<37>			
	93 27 26 11	MEM A DQ<36>	11 26 27 93 93 28 27 11	93 11	MEM B DQ<36>	11 27 28 93	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<35>		=MEM B DQ<35>			
	93 11	MEM A DQ<34>	26	93 11	MEM B DQ<34>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<33>		=MEM B DQ<33>			
	93 11	MEM A DQ<32>	26	93 11	MEM B DQ<32>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<32>		=MEM B DQ<32>			
A	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5				
	93 11	MEM A DQS N<5>	26	93 11	MEM B DQS N<5>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<5>		=MEM B DQS P<5>			
	93 11	MEM A DQS P<5>	26	93 11	MEM B DQS P<5>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<47>		=MEM B DQ<47>			
	93 11	MEM A DQ<46>	26	93 11	MEM B DQ<46>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<45>		=MEM B DQ<45>			
	93 11	MEM A DQ<44>	26	93 11	MEM B DQ<44>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<43>		=MEM B DQ<43>			
	93 11	MEM A DQ<42>	26	93 11	MEM B DQ<42>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<41>		=MEM B DQ<41>			
	93 11	MEM A DQ<40>	26	93 11	MEM B DQ<40>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<40>		=MEM B DQ<40>			
A	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6				
	93 11	MEM A DQS N<6>	26	93 11	MEM B DQS N<6>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<6>		=MEM B DQS P<6>			
	93 11	MEM A DQS P<6>	26	93 11	MEM B DQS P<6>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<55>		=MEM B DQ<55>			
	93 11	MEM A DQ<54>	26	93 11	MEM B DQ<54>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<53>		=MEM B DQ<53>			
	93 11	MEM A DQ<52>	26	93 11	MEM B DQ<52>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<51>		=MEM B DQ<51>			
	93 11	MEM A DQ<50>	26	93 11	MEM B DQ<50>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<49>		=MEM B DQ<49>			
	93 11	MEM A DQ<48>	26	93 11	MEM B DQ<48>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<48>		=MEM B DQ<48>			
A	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7				
	93 11	MEM A DQS N<7>	26	93 11	MEM B DQS N<7>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQS P<7>		=MEM B DQS P<7>			
	93 11	MEM A DQS P<7>	26	93 11	MEM B DQS P<7>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<63>		=MEM B DQ<63>			
	93 11	MEM A DQ<62>	26	93 11	MEM B DQ<62>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<61>		=MEM B DQ<61>			
	93 11	MEM A DQ<60>	26	93 11	MEM B DQ<60>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<59>		=MEM B DQ<59>			
	93 11	MEM A DQ<58>	26	93 11	MEM B DQ<58>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<57>		=MEM B DQ<57>			
	93 11	MEM A DQ<56>	26	93 11	MEM B DQ<56>	28	
		MAKE_BASE=TRUE		MAKE_BASE=TRUE			
		==		==			
		=MEM A DQ<56>		=MEM B DQ<56>			

SYNC MASTER=K92 YUN		SYNC DATE=05/14/2010	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

72 67 29 26 7 PP1V5 S3


PLACE_NEAR=J3100.75:2.54mm

PLACE_NEAR=J3100.75:2.54mm


PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm PLACE_NEAR=J3100.75:2.54mm

PLACE_NEAR=J3100.75:2.54mm

PLACE_NEAR=J3100.75:2.54mm



"Expansion" (bottom) slot

SYNC MASTER=K92 YUN		SYNC DATE=06/14/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	SOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K17 MLB

SYNC DATE=04/26/2010

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

32 OF 132

29 OF 105



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K91 YUN

SYNC DATE=08/26/2010

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

33 OF 132

SIZE


30 OF 105




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 008M, 0201	L3470,L3471,L3473,L3474		


3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%



SYNC MASTER=K91 MLB		SYNC DATE=10/21/2010	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	34 OF 132
		SHEET	31 OF 105



EXPRESSCARD/34 FLEX CONNECTOR



DETECT-CHANGED PCH GPIO LATCH CIRCUIT



SYNC MASTER=K92.ERIC

SYNC DATE=07/27/2010

ExpressCard Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

35 OF 132

32 OF 105



D




C

B

A

8 7 6 5 4 3 2 1

35 7 PP1V05 T29
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



PP3V3 T29 7 16 19 25 33 35 88
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA

0-ohms are placeholders for now, replace
with proper values after characterization.

D

C

B

A

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

8 7 6 5 4 3 2 1

D

C


B

A

WWW.AliSaler.Com



7

SYNCH MASTER-T29 REF		SYNCH DATE=11/09/2010	
PAGE TITLE			
T29 Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I TO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 38 OF 132	
		SHEET 35 OF 105	





Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K92.ERIC		SYNC DATE=08/24/2010	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			40 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			37 OF 105
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_FW_P1V0FWFET (1.0V FET Input)
- =PP1V0_FW_FET_R (1.0V FET Output)
- =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.



FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




Dual-purpose output:

- 1) 5K Pull-down Detect when FW_PWR_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.


3.3V FW Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
To avoid an extra power supply,
1.05V is used with a series R
to reduce voltage.

SYNC MASTER=K91 MLB		SYNC DATE=10/20/2010	
PAGE TITLE		FireWire Port & PHY Power	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
- =PPVP_FW_PORT1
- =PPVP_FW_PHY_CPS_FET (From Port)
- =PPVP_FW_PHY_CPS (To PHY)
- =PP3V3_FW_FWPHY
- =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
- =FW_PHY_DS0
- =FW_PHY_DS1
- =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
(All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
- Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power

CRITICAL L4310 FERR-250-OHM Note: Trace PPVP_FW_PORT1 must handle up to 5A



SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE		PAGE	
FireWire Connector		DRAWING NUMBER	
Apple Inc.		SIZE	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		43 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		40 OF 105	



Internally PD ~150K
Write: 0xB6 Read: 0xB7


ADDR1	ADDR0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SYNC MASTER=K92 ERIC

SYNC DATE=11/08/2010

PAGE TITLE

SATA Connectors

 Apple Inc.

DRAWING NUMBER
SIZE
D


REVISION

BRANCH

PAGE
45 OF 132

SHEET
41 OF 105

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



USB Port Power Switch

Left USB Port A

USB/SMC Debug Mux

Left USB Port B

Current limit per port (R4600): 2.18A min / 2.63A max

We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

SYNC MASTER=K92.ERIC		SYNC DATE=08/24/2010	
PAGE TITLE		External USB Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D


C


B


A


USB Port Power Switch


LEFT USB PORT C



SYNC MASTER=K92. ERIC		SYNC DATE=07/22/2010	
PAGE TITLE			
PROJECT SPECIFIC CONNS			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	47 OF 132
		SHEET	43 OF 105





SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE		SMC	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 132
		SHEET	45 OF 105

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C |



B



A



PP3V3 S5

R5040¹
100K
5%
1/20W
MF
201 2

CRITICAL

Q5040
SSM3K15FV
SOD-VESM-HF

Internal 20K pull-up


SMC_BATLOW L

PM_BATLOW L


R5041
0
5%
1/16W
MF-LF
402


NOSTUFF


	3	2	1
--	---	---	---



_____ SYNC MASTER=K91 BEN _____ SYNC DATE=07/12/2010 _____ A











PAGE TITLE		PAGE NUMBER	
Voltage & Load Side Current Sensing		53 OF 132	
Apple Inc.		49 OF 105	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	





SYNC MASTER=K92 DINESH		SYNC DATE=09/24/2010	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	55 OF 132
		SHEET	51 OF 105




SYNC MASTER=K17 MLB		SYNC DATE=04/26/2010	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	56 OF 132
		SHEET	52 OF 105

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.



TPAD Buttons Disable




PAGE TITLE		SYNC DATE=10/11/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 132
		SHEET	53 OF 105


BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:


- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED



Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



SYNC MASTER=K92.ERIC		SYNC DATE=07/27/2010	
PAGE TITLE		WELLSPRING 2	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A


D


C


B

A




SYNC MASTER=K92 BEN		SYNC DATE=05/27/2010	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 132
		SHEET	56 OF 105






CODEC_Nom_SE_RIN = 20K OHMS
FC = 5 HZ Max
VIN = 2VRMS CODEC VIN = 1.14 VRMS
NET_RIN = 18K OHMS

SE-TO-DIFF CONVERTER


SYNC_MASTER=K92_AUDIO		SYNC_DATE=06/16/2010	
PAGE TITLE			
AUDIO: LINE IN			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105





HEADPHONE AMPLIFIER (AK4201)
APN:353S2347
VOLTAGE GAIN:1.53

PLACE C6500 & C6501 NEAR PVDD PIN (5)
PLACE C6503 NEAR AVDD PIN (3)


1ST ORDER DAC FILTER
LP:42.10 KHZ

SYNC MASTER=K92 KAVITHA		SYNC DATE=10/22/2010	
PAGE TITLE			
AUDIO: HEADPHONE OUT			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 132
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTORS: single anlg mic + 1 dig mic



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
377S0112	1	EMC supressor	DX6706		


AUDIO JACK 2 LINE IN JACK, SPDIF RX



SYNC MASTER=K92 KAVITHA		SYNC DATE=11/02/2010	
PAGE TITLE		AUDIO: JACKS	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




MagSafe DC Power Jack




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




BATTERY CONNECTOR





BIL Connector



SYNC MASTER=K92 CHANG		SYNC DATE=06/28/2010	
PAGE TITLE		PAGE	
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 CHANG		SYNC DATE=07/21/2010	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	70 OF 132
		SHEET	64 OF 105



VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC,ISL95870A,PWM,2BIT-VID,RMOT-SNSE,20P	U7100	CRITICAL	

OCp = R7141 x 8.5uA / R7140
OCp = 8.5A

SYNC MASTER=K91_CHANG

SYNC DATE=07/21/2010

System Agent Supply

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE


D


71 OF 132


65 OF 105




PAGE TITLE		PAGE NUMBER	
5V / 3.3V Power Supply		72 OF 132	
Apple Inc.		66 OF 105	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	




SYNC MASTER=K91 CHANG		SYNC DATE=07/21/2010	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	73 OF 132
		SHEET	67 OF 105




CPU VCCIO (1.05V S0) Regulator



SYNC MASTER=K92 ERIC		SYNC DATE=09/23/2010	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	76 OF 132
		SHEET	70 OF 105

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





1. 5V S0 Regulator

71 56 48 46 29 25 24 22 22 20 19 17 7 6
104 102 100 91 86 83 73 72

PP3V3_S5

CRITICAL



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

CRITICAL

XDP_PCH

U7740
TPS720105
SON

PP3V3_SUS

PP1V05_SUS

Vout = 1.05V
Max Current = 0.35A

XDP_PCH
C7740
10µF
10%
6.3V
CERM
402

XDP_PCH
C7741
2.2µF
10%
6.3V
X5R
402


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----


```

graph LR
    PP3V3_ENET[PP3V3_ENET] --- C7737[C7737 4.7UF 20% 0.8V 402]
    C7737 --- GND1[GND]
    C7737 --- C7738[C7738 0.1UF 10% 50V 402]
    C7738 --- PCAA031B[PCAA031B-SM]
    PCAA031B --- L7730[L7730 4.7UH 0.8A]
    L7730 --- ENET_SR_LX[ENET_SR_LX]
    ENET_SR_LX --- MIN_LINE_WIDTH[MIN_LINE_WIDTH=0.4MM]
    MIN_LINE_WIDTH --- MIN_NECK_WIDTH[MIN_NECK_WIDTH=0.2MM]
    MIN_NECK_WIDTH --- VOLTAGE[VOLTAGE=1.2V]
    VOLTAGE --- SWITCH_NODE[SWITCH_NODE=TRUE]
    SWITCH_NODE --- DTD[DTD=TRUE]
    ENET_SR_LX --- PP1V2_ENET[PP1V2_ENET]
    PP1V2_ENET --- C7735[C7735 1UF 20% 2V 402]
    C7735 --- GND2[GND]
    C7735 --- C7736[C7736 0.1UF 10% 18V 402]
    C7736 --- PP1V2_ENET

```

WWW.AliSaler.Com







```
Power aliases required by this page:
- =FP1V2_GPU_PEX_PILXVDD
- =FP1V2_GPU_PEX_I0VDDQ
- =FP1V2_GPU_PEX_I0VDD

Signal aliases required by this page:
(NONE)

ROM options provided by this page:
(NONE)
```





Page Notes

Power aliases required by this page:

- PPVCORE_GPU
- PP1V5R1V35_GPU_FB_VDDR1
- PP1V8_GPU_VDD_CT
- PP1V0_GPU_PLL
- PP1V3V_S0GPU
- PP1V8_GPU_MEM_PLL
- PP1V8_GPU_PCIE_VDDR
- PP1V8_GPU_VDDR4

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

SYNC MASTER=K92 BEN SYNC DATE=06/03/2010

Whistler CORE/FB POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


DRAWING NUMBER 81 OF 132

REVISION

BRANCH

PAGE 75 OF 105

SHEET



Page Notes

Power aliases required by this page:

- PP1V5R1V35_FB_CAL
- PP1V5R1V35_FB_REF

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Whistler FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER: 82 OF 132

REVISION: 76 OF 105






Power aliases required by this page:
- PP1V5R1V35_GPU_FB_VDD


Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)


U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

SYNC MASTER=K91 YUN		SYNC DATE=08/23/2010	
PAGE TITLE			
GDDR5 Frame Buffer B			
 Apple Inc.		DRAWING NUMBER	8126 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	85 OF 132
		SHEET	78 OF 105







Page Notes	
Power aliases required by this page:	
-	PP1V8_GPU_DP_AB
-	PP1V8_GPU_DP_CD
-	PP1V8_GPU_DP_EF
-	PP1V0_GPU_DP_AB
-	PP1V0_GPU_DP_CD
-	PP1V0_GPU_DP_EF
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

AB39	PCIE_VSS_AB39	GND_A3	A3
E39	PCIE_VSS_E39	GND_A37	A37
F34	PCIE_VSS_F34	GND_AA2	AA2
F39	PCIE_VSS_F39	GND_AA6	AA6
G33	PCIE_VSS_G33	GND_AA16	AA16
G34	PCIE_VSS_G34	GND_AA18	AA18
H31	PCIE_VSS_H31	GND_AA21	AA21
H34	PCIE_VSS_H34	GND_AA23	AA23
H39	PCIE_VSS_H39	GND_AA26	AA26
J31	PCIE_VSS_J31	GND_AA28	AA28
J34	PCIE_VSS_J34	GND_AB12	AB12
K31	PCIE_VSS_K31	GND_AB15	AB15
K34	PCIE_VSS_K34	GND_AB17	AB17
K39	PCIE_VSS_K39	GND_AB20	AB20
L31	PCIE_VSS_L31	GND_AB22	AB22
L34	PCIE_VSS_L34	GND_AB24	AB24
M34	PCIE_VSS_M34	GND_AB27	AB27
M39	PCIE_VSS_M39	GND_AC2	AC2
N31	PCIE_VSS_N31	GND_AC6	AC6
N34	PCIE_VSS_N34	GND_AC11	AC11
P31	PCIE_VSS_P31	GND_AC13	AC13
P34	PCIE_VSS_P34	GND_AC16	AC16
P39	PCIE_VSS_P39	GND_AC18	AC18
R34	PCIE_VSS_R34	GND_AC21	AC21
T31	PCIE_VSS_T31	GND_AC23	AC23
T34	PCIE_VSS_T34	GND_AC26	AC26
T39	PCIE_VSS_T39	GND_AC28	AC28
U31	PCIE_VSS_U31	GND_AD9	AD9
U34	PCIE_VSS_U34	GND_AD15	AD15
V39	PCIE_VSS_V39	GND_AD17	AD17
W31	PCIE_VSS_W31	GND_AD20	AD20
W34	PCIE_VSS_W34	GND_AD22	AD22
Y34	PCIE_VSS_Y34	GND_AD27	AD27
Y39	PCIE_VSS_Y39	GND_AE2	AE2
A39	VSS_MECH_A39	GND_AE6	AE6
AW1	VSS_MECH_AW1	GND_AF10	AF10
AW39	VSS_MECH_AW39	GND_AF16	AF16
		GND_AF18	AF18

AF21	GND_AF21	U8000	GND_F31	F31
AG2	GND_AG2	(9 OF 9)	GND_F33	F33
AG6	GND_AG6	WHISTLER	GND_G2	G2
AG9	GND_AG9	40NM-ES	GND_G6	G6
AG17	GND_AG17	OMIT	GND_H9	H9
AG20	GND_AG20		GND_J2	J2
AG22	GND_AG22		GND_J6	J6
AH21	GND_AH21		GND_J8	J8
AJ2	GND_AJ2		GND_J27	J27
AJ6	GND_AJ6		GND_K7	K7
AJ10	GND_AJ10		GND_K14	K14
AJ11	GND_AJ11		GND_L2	L2
AJ28	GND_AJ28		GND_L6	L6
AK7	GND_AK7		GND_L11	L11
AK11	GND_AK11		GND_L17	L17
AK31	GND_AK31		GND_L22	L22
AL2	GND_AL2		GND_L24	L24
AL6	GND_AL6		GND_M17	M17
AL8	GND_AL8		GND_M22	M22
AL11	GND_AL11		GND_M24	M24
AL14	GND_AL14		GND_N2	N2
AL17	GND_AL17		GND_N6	N6
AL20	GND_AL20		GND_N16	N16
AL23	GND_AL23		GND_N18	N18
AL26	GND_AL26		GND_N21	N21
AL32	GND_AL32		GND_N23	N23
AM9	GND_AM9		GND_N26	N26
AM11	GND_AM11		GND_R2	R2
AM31	GND_AM31		GND_R6	R6
AN2	GND_AN2		GND_R15	R15
AN6	GND_AN6		GND_R17	R17
AN8	GND_AN8		GND_R20	R20
AN11	GND_AN11		GND_R22	R22
AN30	GND_AN30		GND_R24	R24
AP7	GND_AP7		GND_R27	R27
AP9	GND_AP9		GND_T11	T11
AP11	GND_AP11		GND_T13	T13
AR5	GND_AR5		GND_T16	T16
B7	GND_B7		GND_T18	T18
B9	GND_B9		GND_T21	T21
B11	GND_B11		GND_T23	T23
B13	GND_B13		GND_T26	T26
B15	GND_B15		GND_U2	U2
B17	GND_B17		GND_U6	U6
B19	GND_B19		NC/GND	U13
B21	GND_B21		GND_U15	U15
B23	GND_B23		GND_U17	U17
B25	GND_B25		GND_U20	U20
B27	GND_B27		GND_U22	U22
B29	GND_B29		GND_U24	U24
B31	GND_B31		GND_U27	U27
B33	GND_B33		GND_V11	V11
C1	GND_C1		NC/GND	V13
C39	GND_C39		GND_V16	V16
E5	GND_E5		GND_V18	V18
E35	GND_E35		GND_V21	V21
F7	GND_F7		GND_V23	V23
F9	GND_F9		GND_V26	V26
F11	GND_F11		GND_W2	W2
F13	GND_F13		GND_W6	W6
F15	GND_F15		GND_Y15	Y15
F17	GND_F17		GND_Y17	Y17
F19	GND_F19		GND_Y20	Y20
F21	GND_F21		GND_Y22	Y22
F23	GND_F23		GND_Y24	Y24
F25	GND_F25		GND_Y27	Y27
F27	GND_F27		GND_PX_EN	AL21
F29	GND_F29			

SYNC MASTER=K92 BEN

SYNC DATE=06/01/2010

Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH


PAGE

SHEET

88 OF 132

81 OF 105

GPU VCore Regulator



GPU VCore Setpoints									
VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf	
1	0	1	0	1	0.74675V	K18		-	
1	0	0	1	0	0.82400V	-	K18	-	
0	1	1	1	1	0.90125V	-	-	K18	

GPU VCore Setpoints not up-to-date!

K92 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1_P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1

SYNC MASTER=K91.CHANG

SYNC DATE=07/21/2010

GPU (Whistler) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH


PAGE

SHEET

89 OF 132


82 OF 105




SYNCH MASTER=K17 MLB		SYNCH DATE=04/26/2010	
PAGE TITLE			
LVDS Display Connector			
 Apple Inc.		DRAWING NUMBER	
		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		90 OF 132	
		SHEET	
		83 OF 105	

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG




T29/DP HOT PLUG IN




LVDS DDC MUX



SYNC MASTER=K92_YUN		SYNC DATE=06/25/2010	
PAGE TITLE		Muxed Graphics Support	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	92 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	84 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0196	1	0.025OHM,1W,0612,MTL FILM RES	R9700	CRITICAL	

SYNC MASTER=K92 DINESH

SYNC DATE=09/07/2010

LCD Backlight Driver (LP8545)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

97 OF 132

SIZE

89 OF 105

D

C

B


A

D

C

B

A



SYNC MASTER=K17_MLB

SYNC DATE=04/26/2010

LCD Backlight Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

98 OF 132

90 OF 105

D

C

B

A

D


C

B


A

GPU Rail Sequencing


Whistler GPU requires rails to come up in the following order:
1) GPU_3.3V
2) GPUVcore
3) GPU_1.0V
4) GPU_1.8V/GDDR5 1.5/1.35V




EXT GPU PWRGD Pullup




PCH S0 PWRGD



Unused PGOOD signal



SYNC MASTER=K92_YUAN		SYNC DATE=07/30/2010	
PAGE TITLE			
Power Sequencing		EG/PCH S0	
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	99 OF 132
		SHEET	91 OF 105

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	1SL3, 1SL4, 1SL9, 1SL10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	1SL3, 1SL4, 1SL9, 1SL10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	1SL1, 1SL4, 1SL9, 1SL10	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	ISL5, ISL6, ISL9, ISL10	= 4:1_SPACING	?
USB_RBIAS	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX CH P	8 17 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX CH N	8 17 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK P	18 88
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK N	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA P<2..0>	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA N<2..0>	18 88
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAN<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA P<2..0>	18 88
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA N<2..0>	18 88
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D C P	6 16 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D C N	6 16 41
SATA_HDD_RNVR_R2D	SATA_90D	SATA	SATA HDD R2D P	6 41
SATA_HDD_RNVR_R2D	SATA_90D	SATA	SATA HDD R2D UF P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D UF N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RDRVR OUT P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RDRVR OUT N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RDRVR IN P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RDRVR IN N	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RC UF P	6 41
DP_SATA_G3_R2D	SATA_90D	SATA	SATA HDD R2D RC UF N	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	6 16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	6 16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRVR OUT P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRVR OUT N	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRVR IN P	6 41
SATA_HDD_RNVR_D2R	SATA_90D	SATA	SATA HDD D2R RDRVR IN N	6 41
SATA_HDD_RNVR_D2R	SATA_90D	SATA	SATA HDD D2R C P	6 41
SATA_HDD_RNVR_D2R	SATA_90D	SATA	SATA HDD D2R C N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D UF P	41
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D UF N	41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C P	41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C N	41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R UF P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R UF N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P	18 24
USB_HUB1_UP	USB_85D	USB	USB HUB1 UP N	18 24
USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P	18 24
USB_HUB2_UP	USB_85D	USB	USB HUB2 UP N	18 24
USB_EXT_A	USB_85D	USB	USB EXT_A P	24 42
USB_EXT_A	USB_85D	USB	USB EXT_A N	24 42
USB_EXT_B	USB_85D	USB	USB EXT_B P	24 42
USB_EXT_B	USB_85D	USB	USB EXT_B N	24 42
USB_EXT_C	USB_85D	USB	USB EXT_C P	24 43
USB_EXT_C	USB_85D	USB	USB EXT_C N	24 43
USB_CAMERA	USB_85D	USB	USB CAMERA CONN P	6 31
USB_CAMERA	USB_85D	USB	USB CAMERA CONN N	6 31
USB_BT	USB_85D	USB	USB BT P	6 24 31
USB_BT	USB_85D	USB	USB BT N	6 24 31
USB_TP_AD	USB_85D	USB	USB TPAD P	24 53
USB_TP_AD	USB_85D	USB	USB TPAD N	24 53
USB_IR_P	USB_85D	USB	USB IR P	24 44
USB_IR_P	USB_85D	USB	USB IR N	24 44
PCH_USB_RBIAS	PCH_USB_RBIAS	PCH_USB_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USB_85D	USB	USB T29A P	8 24
USB_T29A	USB_85D	USB	USB T29A N	8 24

SYNC MASTER=K92 YUN		SYNC DATE=06/25/2010	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	102 OF 132
		SHEET	94 OF 105

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL		SPACING		NET_TYPE	
	LPC_AD	LPC_50S	LPC	LPC_AD<3..0>		6	16 45 47 88
	LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L		6	16 45 47 88
	LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L		6	25 47 88
	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R		18	35
	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC		25	45
	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS		6	25 47
	SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK		6	16 23 26 30 32 41 48 62 89
	SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA		6	16 23 26 30 32 41 48 62 89
	SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK		16	48
	SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA		16	48
	SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK		16	48
	SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA		16	48
	HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK		16	57
	HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK_R		16	
	HDA_SYNC	HDA_50S	HDA	HDA_SYNC		16	57
	HDA_SYNC	HDA_50S	HDA	HDA_SYNC_R		16	
	HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L		16	
	HDA_RST_L	HDA_50S	HDA	HDA_RST_L		16	57
	HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0		16	57
	HDA_SDIN0	HDA_50S	HDA	AUD_SDI_R		57	
	HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT		16	57
	HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT_R		16	
	SPI_CLK	SPI_55S	SPI	SPI_CLK_R		16	47
	SPI_CLK	SPI_55S	SPI	SPI_CLK		47	
	SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R		16	47
	SPI_MOSI	SPI_55S	SPI	SPI_MOSI		47	
	SPI_MISO	SPI_55S	SPI	SPI_MISO		16	47
	SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L		16	47
	SPI_CS0	SPI_55S	SPI	SPI_CS0_L		47	
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_P		36	
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_N		36	
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P		16	36
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N		16	36
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P		16	36
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_N		16	36
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P		36	
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N		36	
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_P		6	31
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_N		6	31
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P		16	31
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_N		16	31
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P		6	36 31
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_N		6	36 31
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P		31	
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_PI_N		31	
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P		31	
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_PI_N		31	
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_P		38	
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_N		38	
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P		16	38
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_N		16	38
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P		16	38
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_N		16	38
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_C_P		38	
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_C_N		38	
1600	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P		16	
1600	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N		16	
1600	PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P		16	33
1600	PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N		16	33
1600	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_P		16	
1600	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_N		16	
1600	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P		16	
1600	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N		16	
1600	CPU_50S	CLK_PCIE		PCH_CLK14E3M_REFCLK		16	
1600	CPU_50S	CLK_PCIE		PCH_CLK33M_PCIIN		16	25
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P		16	74
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N		16	74
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P		16	36
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N		16	36
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P		16	31
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N		16	31
	PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P		16	38
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N		16	38
	PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P		16	32
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N		16	32
1600	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>		6	33
1600	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>		6	33
1600	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>		33	
1600	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>		33	
1600	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>		6	33
1600	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_N<3..0>		6	33
1600	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>		6	33
1600	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>		6	33

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	103 OF 132
		SHEET	95 OF 105



8

7

6

5

4

3

2

1

WWW.AliSaler.Com

8

7

6

5

4

3

2

1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0> 6 33 79
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0> 6 33 79
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0> 6 33
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0> 6 33
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P 6 33 79
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N 6 33 79
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P 6 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N 6 33
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0> 6 33 79
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0> 6 33 79
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0> 6 33
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0> 6 33
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P 6 33 79
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N 6 33 79
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P 6 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N 6 33
	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
	T29_I2C_55S	T29_I2C	I2C T29_SCL 33 48 85
	T29_I2C_55S	T29_I2C	I2C T29_SDA 33 48 85
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI_CLK 33
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI MOSI 33
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI MISO 33
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI_CS_L 33
	T29DP_80D	T29DP	T29 R2D C P<3..0> 6 8 33 85
	T29DP_80D	T29DP	T29 R2D C N<3..0> 6 8 33 85
	T29DP_100D	T29DP	T29 D2R P<3..0> 6 8 33 85
	T29DP_100D	T29DP	T29 D2R N<3..0> 6 8 33 85

Only used on hosts supporting T29 video-in

T29/DP Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	T29DE_80D	T29DE	T29 R2D P<0> 6 85
	T29DE_80D	T29DE	T29 R2D N<0> 6 85
	T29DE_80D	T29DE	T29 R2D P<1> 6 85
	T29DE_80D	T29DE	T29 R2D N<1> 6 85
	T29DE_80D	T29DE	T29 R2D C F P<1..0> 85
	T29DE_80D	T29DE	T29 R2D C F N<1..0> 85
T29_D2R0	T29DE_100D	T29DE	T29 D2R C P<0> 6 85 86
T29_D2R0	T29DE_100D	T29DE	T29 D2R C N<0> 6 85 86
T29_D2R1	T29DE_100D	T29DE	T29 D2R C P<1> 6 85 86
T29_D2R1	T29DE_100D	T29DE	T29 D2R C N<1> 6 85 86
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH P 6 86
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH N 6 86
	T29DE_80D	T29DE	DP SDRVA ML C P<3..0> 6 85
	T29DE_80D	T29DE	DP SDRVA ML C N<3..0> 6 85
	T29DE_80D	T29DE	DP SDRVA ML R P<3..0> 6 85
	T29DE_80D	T29DE	DP SDRVA ML R N<3..0> 6 85
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML P<2..0:2> 6 85 97
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML N<2..0:2> 6 85 97
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML P<3..1:2> 85
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML N<3..1:2> 85
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH P 85
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH N 85
	T29DE_80D	T29DE	DP SDRVA AUXCH C P 85
	T29DE_80D	T29DE	DP SDRVA AUXCH C N 85
	T29DP_80D	T29DP	T29DPA ML P<3..0> 6 85 86
	T29DP_80D	T29DP	T29DPA ML N<3..0> 6 85 86
	T29DP_80D	T29DP	T29DPA ML C P<3..0> 85 86
	T29DP_80D	T29DP	T29DPA ML C N<3..0> 85 86
	T29DP_80D	T29DP	DP A EXT AUXCH P 85 86
	T29DP_80D	T29DP	DP A EXT AUXCH N 85 86
	T29DE_80D	T29DE	T29 R2D P<2>
	T29DE_80D	T29DE	T29 R2D N<2>
	T29DE_80D	T29DE	T29 R2D P<3>
	T29DE_80D	T29DE	T29 R2D N<3>
	T29DE_80D	T29DE	T29 R2D C F P<3..2>
	T29DE_80D	T29DE	T29 R2D C F N<3..2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C P<2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C N<2>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C P<3>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C N<3>
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH P
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH N
	T29DE_80D	T29DE	DP SDRVB ML C P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML C N<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML P<2..0:2> 97
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML N<2..0:2> 97
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH N
	T29DE_80D	T29DE	DP SDRVB AUXCH C P
	T29DE_80D	T29DE	DP SDRVB AUXCH C N
	T29DP_80D	T29DP	T29DPB ML P<3..0>
	T29DP_80D	T29DP	T29DPB ML N<3..0>
	T29DP_80D	T29DP	T29DPB ML C P<3..0>
	T29DP_80D	T29DP	T29DPB ML C N<3..0>
	T29DE_80D	T29DE	DP B EXT AUXCH P
	T29DE_80D	T29DE	DP B EXT AUXCH N

Only used on dual-port hosts.

8

7

6

5

4

3

2

1

T29 Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

105 OF 132

97 OF 105

WWW.AliSaler.Com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUTODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	= STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2M4
MEM_CMD	GND	*	GND_P2M4
MEM_CTRL	GND	*	GND_P2M4
MEM_DATA	GND	*	GND_P2M4
MEM_DQS	GND	*	GND_P2M4

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCI_E_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		



















K92 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING	
	ENET_100N	ENETCONN	ENETCONN P<3...0>	37
	ENET_100N	ENETCONN	ENETCONN N<3...0>	37
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	VCCSA50 CS P	49 65
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	VCCSA50 CS N	49 65
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	VCCSAISNS R P	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	VCCSAISNS R N	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS 1V5 S3 R P	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS 1V5 S3 R N	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUVCCIOS0 CS P	49 70
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUVCCIOS0 CS N	49 70
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUVCCIOSNS R P	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUVCCIOSNS R N	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	GPUISNS N	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	GPUISNS P	49
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS 1V5 S3 N	49 67
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS 1V5 S3 P	49 67
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS AIRPORT P	31 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS AIRPORT N	31 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V0 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V0 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V8 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V8 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HDD N	41 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HDD P	41 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V5 S0GPU P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V5 S0GPU N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS LCDBKLT N	89 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS LCDBKLT P	89 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS ODD N	41 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS ODD P	41 103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS COMPUTING P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS COMPUTING N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS GPU P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS GPU N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS OTHER P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HS OTHER N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1 P	50 68
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1 N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISUM R P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISUM R N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1G P	50 68
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1G N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISUMG R P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISUMG R N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1G R P	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	CPUI MVP ISNS1G R N	50
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V0 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V0 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V8 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V8 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V5 S0GPU R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V5 S0GPU R N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS AIRPORT R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS AIRPORT R N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HDD R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS HDD R N	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS ODD R P	103
SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS ODD R N	103


8100	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	BI MIC P	41	62
8101				BI MIC N	41	62
8102	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD LQ1 R P	58	60
8103				AUD LQ1 R N	58	60
8104	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD LQ2 R P	57	60
8105				AUD LQ2 R N	57	60
8106	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD LQ3 R P	57	60
8107				AUD LQ3 R N	57	60
8108	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD LQ3 L P	57	60
8109				AUD LQ3 L N	57	60
8110	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD MIC INR P	57	62
8111				AUD MIC INR N	57	62
8112	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	AUD MIC INL P	57	62
8113				AUD MIC INL N	57	62
8114	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SPKRAMP BL IN L P	60	
8115				SPKRAMP BL IN L N	60	
8116	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SPKRAMP FL IN L P	60	
8117				SPKRAMP FL IN L N	60	
8118	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SPKRAMP BR IN L P	60	
8119				SPKRAMP BR IN L N	60	
8120	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SPKRAMP FR IN L P	60	
8121				SPKRAMP FR IN L N	60	
8122	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SPKRAMP LFE IN L P	60	
8123				SPKRAMP LFE IN L N	60	
8124	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SSM2375BL IN P	60	
8125				SSM2375BL IN N	60	
8126	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SSM2375FL IN P	60	
8127				SSM2375FL IN N	60	
8128	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SSM2375BR IN P	60	
8129				SSM2375BR IN N	60	
8130	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SSM2375FR IN P	60	
8131				SSM2375FR IN N	60	
8132	AUDIO_DIFFERATE	AUDIODIFFE	AUDIO	SSM2375LFE IN P	60	
8133				SSM2375LFE IN N 60	60	

K92 Specific Net Properties

ELECTRICAL CONSTRAINT_SET		NET_TYPE			
	PHYSICAL		SPACING		
PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_P	6	32
PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_N	6	32
PCIE_EXCARD_D2R	PCIE_R5D	PCIE	PCIE_EXCARD_D2R_P	6	16 32
PCIE_EXCARD_D2R	PCIE_R5D	PCIE	PCIE_EXCARD_D2R_N	6	16 32
PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_C_P	16	32
PCIE_EXCARD_R2D	PCIE_R5D	PCIE	PCIE_EXCARD_R2D_C_N	16	32
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_P	6	32
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_N	6	32
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	6	31
CHGR_CSI_R_P	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	6	31
CHGR_CSI_R_P	1T01_DIEFFAIR		CHGR_CSI_R_P	64	
CHGR_CSI_R_N	1T01_DIEFFAIR		CHGR_CSI_R_N	64	
CHGR_CSO_R_P	1T01_DIEFFAIR		CHGR_CSO_R_P	50	64
CHGR_CSO_R_N	1T01_DIEFFAIR		CHGR_CSO_R_N	50	64
USB2_EXTMUXED_P	1T01_DIEFFAIR		USB2_EXTMUXED_P	42	
USB2_EXTMUXED_N	(USB_EXTR)	1T01_DIEFFAIR	USB2_EXTMUXED_N	42	
USB2_LT1_P	(USB_EXTR)	1T01_DIEFFAIR	USB2_LT1_P	42	
USB2_LT1_N	(USB_EXTR)	1T01_DIEFFAIR	USB2_LT1_N	42	
CONN_USB2_BT_P	(USB_EXTR)	1T01_DIEFFAIR	CONN_USB2_BT_P	42	
CONN_USB2_BT_N	(USB_EXTR)	1T01_DIEFFAIR	CONN_USB2_BT_N	42	
USB_LT2_P	(USB_EXTR)	1T01_DIEFFAIR	USB_LT2_P	42	
USB_LT2_N	(USB_EXTR)	1T01_DIEFFAIR	USB_LT2_N	42	
USB_EXCARD_P	USB_EXTR	1T01_DIEFFAIR	USB_EXCARD_P	6	24 32
USB_EXCARD_N	USB_EXTR	1T01_DIEFFAIR	USB_EXCARD_N	6	24 32
USB2_EXCARD_CONN_P	USB_EXTR	1T01_DIEFFAIR	USB2_EXCARD_CONN_P	6	32
USB2_EXCARD_CONN_N	USB_EXTR	1T01_DIEFFAIR	USB2_EXCARD_CONN_N	6	32
USB_LT3_P	(USB_EXTR)	1T01_DIEFFAIR	USB_LT3_P	43	
USB_LT3_N	(USB_EXTR)	1T01_DIEFFAIR	USB_LT3_N	43	
USB_TPAD_R_P	USB_EXTR	1T01_DIEFFAIR	USB_TPAD_R_P	53	
USB_TPAD_R_N	USB_EXTR	1T01_DIEFFAIR	USB_TPAD_R_N	53	
PP3V3_S5	SR_POWER		PP3V3_S5	48 56 71 72 73 83 86 91 102 104	
PP3V3_S0	SR_POWER		PP3V3_S0	47 52 72 73 82 83 84 85 86 87	
PP1V5_S3RS0	SR_POWER		PP1V5_S3RS0	47 52 72 73 82 83 84 85 86 87	
GND	GND		GND	40 41 46 48 49 50 51 52 54 57	

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL		SPACING	
	SENSE DIFFPAIR	THERM 1701 55S	THERM	CPUTHMSNS D2 P 51
		THERM 1701 55S	THERM	CPUTHMSNS D2 N 51
	SENSE DIFFPAIR	THERM 1701 55S	THERM	CPU THERMD P 9 51
		THERM 1701 55S	THERM	CPU THERMD N 9 51
	SENSE DIFFPAIR	THERM 1701 55S	THERM	GPUTHMSNS D P 51
		THERM 1701 55S	THERM	GPUTHMSNS D N 51
	SENSE DIFFPAIR	THERM 1701 55S	THERM	GPU TDIODE P 51 79
		THERM 1701 55S	THERM	GPU TDIODE N 51 79
	SENSE DIFFPAIR	THERM 1701 55S	THERM	T29 THERMD P 33 51
		THERM 1701 55S	THERM	T29 THERMD N 51
K92 Specific Net Properties				
K91 does not have				
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP3V3 S3 P 104
		SENSE 1701 55S	SENSE	ISNS PP3V3 S3 N 104
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP3V3 S5 N 104
		SENSE 1701 55S	SENSE	ISNS PP3V3 S5 P 104
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP5V S3 N 104
		SENSE 1701 55S	SENSE	ISNS PP5V S3 P 104
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP1V05 S0PCH N 104
		SENSE 1701 55S	SENSE	ISNS PP1V05 S0PCH P 104
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS PP5V S0 N 104
		SENSE 1701 55S	SENSE	ISNS PP5V S0 P 104
	SENSE DIFFPAIR	SENSE 1701 55S	SENSE	ISNS CPU DDR N 104
		SENSE 1701 55S	SENSE	ISNS CPU DDR P 104

K92 Specific Net Properties
K91 does not have

SYNC MASTER=K91 MLB		SYNC DATE=07/22/2010	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	108 OF 132
		SHEET	100 OF 105

8	7	6	5	4	3	2	1
K92 Board-Specific Spacing & Physical Constraints							
BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA		MM	15.5.1	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
NOTE: 100_Diff_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
DEFAULT	*	0.1 MM	?				
STANDARD	*	=DEFAULT	?				
BGA_P1MM	*	=DEFAULT	?				
BGA_P2MM	*	=DEFAULT	?				
P072_SPACE	*	0.071 MM	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA	P072_SPACE				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
2X_DIELECTRIC	*	0.140 MM	?				
3X_DIELECTRIC	*	0.210 MM	?				
4X_DIELECTRIC	*	0.280 MM	?				
5X_DIELECTRIC	*	0.350 MM	?				
7X_DIELECTRIC	*	0.490 MM	?				
NOTE: Based on K92 mlb stackup.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
NOTE: 100_Diff_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_Diff_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_Diff_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_Diff_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

D

C

B

A

D

C

B


A

SYNC MASTER=K17_MLB

SYNC DATE=05/14/2010

PAGE TITLE

PCB Rule Definitions



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE


SHEET


109 OF 132


101 OF 105









SYNC MASTER=K92 DINESH		SYNC DATE=08/23/2010	
PAGE TITLE			
Power Supplies BIST			
 Apple Inc.	DRAWING NUMBER		SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	
		132 OF 132	
		SHEET	
		105 OF 105	