

MODEL NAME : *AAM00*
PCB NO : *LA-C361P*

BOM P/N :

Dell/Compal Confidential





Schematic Document

SKYLAKE-H

2014-05-22

Rev: 0.0 (M00)


@ : Nopop Component
CONN@ : Connector Component
R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB
TPM@ : TPM function
EMC@ : Pop of EMI parts
VRAMS@ : Samsung GDDR5 for GPU
VRAMH@ : Hynix GDDR5 for GPU
VRAMM@ : Micron GDDR5 for GPU
BreakDown@ : for measure power consumption
CSMB@ : CSMB sku
BC@ : BC sku (GPU N16P-Q1)
GX@ : GPU N16P-GX
UMA@ / DIS@ : UMA/DIS



Compal Confidential

Project Code : AAM00

File Name :



Board ID	Resistor
X00	N/A
X01	
X02	
X03	
A00	

USB3	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	NGFF-1 WLAN + BT
5	None
6	None
7	None
8	None
9	Touch screen
10	None
11	None
12	CAMERA



DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	None


LPC	DESTINATION
LPC0	MEC5085
LPC1	DEBUG PORT

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	NGFF-1 WLAN + BT	7	None
Lane 2	CARD READER	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	None		
Lane 6	None		
Lane 7	None		
Lane 8	None	SATA	DESTINATION
Lane 9	SSD	0A	SSD
Lane 10	SSD	1A	N/A
Lane 11	SSD	N/A	N/A
Lane 12	SSD	N/A	N/A
Lane 13	None	0B	None
Lane 14	None	1B	HDD
Lane 15	Alpine Ridge	2	None
Lane 16		3	None









CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	None	12	None
3	NGFF-1 WLAN	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-2 SSD		
7	GPU		
8	None		
9	None		

Symbol Note :




 : means Digital Ground
  : means Analog Ground



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/15	Title	SMBus Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1(00)
Date: Thursday, August 06, 2015				Sheet	5 of 71




Security Classification		Compal Secret Data		<div> <div>Compal Electronics, Inc.</div> <div> <div>XDP CONN</div> <div> <div>Size</div> <div>Document Number</div> <div>Rev 0.1(1000)</div> </div> </div> </div>	
Issued Date		Deciphered Date		Title	
2011/08/25		2012/07/25		XDP CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Thursday, August 06, 2015				Sheet 6 of 71	




CFG Straps for Processor


Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	<p>* 1 = (Default) Normal Operation; No stall.</p> <p>0 = Stall.</p>



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>* 0: Lane Reversed</p>









Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>







PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING	
CFG7	<p>★ 1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(4/7) RSVD.CFG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	
				Date:	Thursday, August 06, 2015
				Sheet	9 of 71




Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Document Number	PROCESSOR(5/7) PWR,BYPASS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Thursday, August 06, 2015
				Sheet	10 of 71
				Rev	0.1(000)




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(6/7) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.10
				Date:	Thursday, August 06, 2015	Sheet 11 of 71




Layout Note:
Place near JDIMM1.257,259








Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1.255





Layout Note:
Place near JDIMM1







All VREF traces should
have 10 mil trace width

The circuit diagram shows a 4-bit DAC implemented with four op-amp buffers (CD4050) and resistors. The input is a +0.6V source connected to the non-inverting input of the first buffer. The output of the first buffer is connected to a resistor network consisting of a 10kΩ resistor in series with a parallel combination of a 10kΩ resistor and the input of the second buffer. This pattern repeats for the remaining three buffers, with each buffer's output connected to a 10kΩ resistor in series with a parallel combination of a 10kΩ resistor and the input of the next buffer. The final output is taken from the output of the fourth buffer, which is connected to a 10kΩ resistor in series with a parallel combination of a 10kΩ resistor and the input of the fourth buffer. The output of the fourth buffer is connected to a 10kΩ resistor in series with a parallel combination of a 10kΩ resistor and the input of the fourth buffer. The output of the fourth buffer is connected to a 10kΩ resistor in series with a parallel combination of a 10kΩ resistor and the input of the fourth buffer.



All VREF traces should have 10 mil trace width






Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Document Number		Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OUTSIDE OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DRRIII DIMMB		0.1/0	
				LA-C361P			
				Date: Thursday, August 06, 2015		Sheet 15 of 71	





PCH Strap PIN

DisplayPort® Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port B	D0PB_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	D0PC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	D0PD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect




RTC CRYSTAL







9/5 MOW

Option 1: Implement a 1 kOhm pull-down resistor on the signal and de-populate the required 1 kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.


Note that the pull down resistor on SPI0_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-E51/E51 samples.




SPI ROM FOR ME (16MByte)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-C361P
				Size
				17 of 71
				Rev
				0.1(P00)
				Date
				Thursday, August 06, 2015


Rev
0.1000




SKY-H-PCH_BGA837
REV = 1.3 9 OF 12
@



SKY-H-PCH_BGA837
12 OF 12 REV = 1.3
@





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/08/25		Deciphered Date		2012/07/25	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Title		PCH (8/8) VSS	
				Document Number		LA-C361P	
				Date:		Thursday, August 06, 2015	
				Sheet		22 of 71	
				Rev		0.1(000)	







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/08/08	Deciphered Date	2014/07/01	Title N15P (2/5)-DP / Straps		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	0.1(000)
				Date: Thursday, August 06, 2015	Sheet	24 of 71



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/08/08	Deciphered Date		2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				N15P (4/5)-Power / GND		
				Document Number		Rev
				Date: Thursday, August 06, 2015		Sheet 26 of 71



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/08/08	Deciphered Date	2014/07/01	Title	N15P (5/5)-Memory A/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1 (P00)
				Date: Thursday, August 06, 2015	Sheet 27 of 71

Memory Partition A - Lower 32 bits

64X32 GDDR5

Table 46. GDDR5 Mode H Mapping

GB2-64, GB4-128	Channel 0 0...31	GB2-64, GB4-128	Channel 1 32...63
CM00	CS*	CM06	CS*
CM01	A3_BA3	CM07	A3_BA3
CM02	A2_BA0	CM08	A2_BA0
CM03	A4_BA3	CM09	A4_BA3
CM04	A8_BA1	CM10	A8_BA1
CM05	WE*	CM11	WE*
CM06	A7_A8	CM12	A7_A8
CM07	A8_A11	CM13	A8_A11
CM08	AB*	CM14	AB*
CM09	A12_HF0	CM15	A12_HF0
CM10	A0_A10	CM16	A0_A10
CM11	A1_A9	CM17	A1_A9
CM12	BA5*	CM18	BA5*
CM13	RS*	CM19	RS*
CM14	CK*	CM20	CK*
CM15	CA5*	CM21	CA5*

CLKA0# 1 DIS@ 2 CLKA0# 27 CLKA0# 27

RV348 80.6_0402_1%

FBA_EDC0# C2
FBA_EDC1# C13
FBA_EDC2# R13
FBA_EDC3# R2

FBA_DB10# D2
FBA_DB11# D13
FBA_DB12# P13
FBA_DB13# P2

CLKA0# J12
CLKA0# J11
FBA_CMD14# J3

FBA_CMD9# J5
FBA_CMD6# K4
FBA_CMD7# K5
FBA_CMD4# K10
FBA_CMD3# K11

FBA_CMD1# H10
FBA_CMD2# H11
FBA_CMD11# H5
FBA_CMD10# H4

A5
U5

RV352 1 DIS@ 2 1K_0402_1%
RV353 1 DIS@ 2 1K_0402_1%
RV354 1 DIS@ 2 121_0402_1%

FBA_CMD8# J4
FBA_CMD12# G3
FBA_CMD10# G12
FBA_CMD15# L3
FBA_CMD5# L12

FBA_WCK01# FBA_WCK01# D5
FBA_WCK01# FBA_WCK01# D4
FBA_WCK23# FBA_WCK23# P5
FBA_WCK23# FBA_WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5
FBA_WCK01# WCK01# D4
FBA_WCK23# WCK23# P5
FBA_WCK23# WCK23# P4

H5GC4H24AJR-R0C
K4G41325FC-HC03
EDW4032BABG-60-F

K4G41325FC-HC04_FBA170-D

Security Classification	Compal Secret Data
Issued Date	2014/08/08
Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	

FBA_CMD[0..31] << FBA_CMD[0..31] [27,29]
FBA_D[0..31] << FBA_D[0..31] [27]
FBA_DB[0..3] << FBA_DB[0..3] [27]
FBA_EDC[0..3] << FBA_EDC[0..3] [27]

RV352 1 DIS@ 2 1K_0402_1%

RV353 1 DIS@ 2 1K_0402_1%

RV354 1 DIS@ 2 121_0402_1%

FBA_CMD8# J4

FBA_CMD12# G3

FBA_CMD10# G12

FBA_CMD15# L3

FBA_CMD5# L12

FBA_WCK01# FBA_WCK01# D5

FBA_WCK01# FBA_WCK01# D4

FBA_WCK23# FBA_WCK23# P5

FBA_WCK23# FBA_WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5

FBA_WCK01# WCK01# D4

FBA_WCK23# WCK23# P5

FBA_WCK23# WCK23# P4

FBA_WCK01# WCK01# D5




FBA_WCK01# WCK01# D4

FBA_WCK23#

Memory Partition B - Lower 32 bits

Table 46. GDDR5 Mode H Mapping



GB2-64, GB4-128	Channel 0 0...31	GB2-64, GB4-128	Channel 1 32...63
CM00	CS*	CM00	CS*
CM01	A0...A3	CM01	A0...A3
CM02	A4...A7	CM02	A4...A7
CM03	A8...A11	CM03	A8...A11
CM04	A12...A15	CM04	A12...A15
CM05	A16...A19	CM05	A16...A19
CM06	A20...A23	CM06	A20...A23
CM07	A24...A27	CM07	A24...A27
CM08	A28...A31	CM08	A28...A31
CM09	A32...A35	CM09	A32...A35
CM10	A36...A39	CM10	A36...A39
CM11	A40...A43	CM11	A40...A43
CM12	A44...A47	CM12	A44...A47
CM13	A48...A51	CM13	A48...A51
CM14	A52...A55	CM14	A52...A55
CM15	A56...A59	CM15	A56...A59
CM16	A60...A63	CM16	A60...A63
CM17	A64...A67	CM17	A64...A67
CM18	A68...A71	CM18	A68...A71
CM19	A72...A75	CM19	A72...A75
CM20	A76...A79	CM20	A76...A79
CM21	A80...A83	CM21	A80...A83
CM22	A84...A87	CM22	A84...A87
CM23	A88...A91	CM23	A88...A91
CM24	A92...A95	CM24	A92...A95
CM25	A96...A99	CM25	A96...A99
CM26	A100...A103	CM26	A100...A103
CM27	A104...A107	CM27	A104...A107
CM28	A108...A111	CM28	A108...A111
CM29	A112...A115	CM29	A112...A115
CM30	A116...A119	CM30	A116...A119
CM31	A120...A123	CM31	A120...A123
CM32	A124...A127	CM32	A124...A127
CM33	A128...A131	CM33	A128...A131
CM34	A132...A135	CM34	A132...A135
CM35	A136...A139	CM35	A136...A139
CM36	A140...A143	CM36	A140...A143
CM37	A144...A147	CM37	A144...A147
CM38	A148...A151	CM38	A148...A151
CM39	A152...A155	CM39	A152...A155
CM40	A156...A159	CM40	A156...A159
CM41	A160...A163	CM41	A160...A163
CM42	A164...A167	CM42	A164...A167
CM43	A168...A171	CM43	A168...A171
CM44	A172...A175	CM44	A172...A175
CM45	A176...A179	CM45	A176...A179
CM46	A180...A183	CM46	A180...A183
CM47	A184...A187	CM47	A184...A187
CM48	A188...A191	CM48	A188...A191
CM49	A192...A195	CM49	A192...A195
CM50	A196...A199	CM50	A196...A199
CM51	A200...A203	CM51	A200...A203
CM52	A204...A207	CM52	A204...A207
CM53	A208...A211	CM53	A208...A211
CM54	A212...A215	CM54	A212...A215
CM55	A216...A219	CM55	A216...A219
CM56	A220...A223	CM56	A220...A223
CM57	A224...A227	CM57	A224...A227
CM58	A228...A231	CM58	A228...A231
CM59	A232...A235	CM59	A232...A235
CM60	A236...A239	CM60	A236...A239
CM61	A240...A243	CM61	A240...A243
CM62	A244...A247	CM62	A244...A247
CM63	A248...A251	CM63	A248...A251
CM64	A252...A255	CM64	A252...A255
CM65	A256...A259	CM65	A256...A259
CM66	A260...A263	CM66	A260...A263
CM67	A264...A267	CM67	A264...A267
CM68	A268...A271	CM68	A268...A271
CM69	A272...A275	CM69	A272...A275
CM70	A276...A279	CM70	A276...A279
CM71	A280...A283	CM71	A280...A283
CM72	A284...A287	CM72	A284...A287
CM73	A288...A291	CM73	A288...A291
CM74	A292...A295	CM74	A292...A295
CM75	A296...A299	CM75	A296...A299
CM76	A300...A303	CM76	A300...A303
CM77	A304...A307	CM77	A304...A307
CM78	A308...A311	CM78	A308...A311
CM79	A312...A315	CM79	A312...A315
CM80	A316...A319	CM80	A316...A319
CM81	A320...A323	CM81	A320...A323
CM82	A324...A327	CM82	A324...A327
CM83	A328...A331	CM83	A328...A331
CM84	A332...A335	CM84	A332...A335
CM85	A336...A339	CM85	A336...A339
CM86	A340...A343	CM86	A340...A343
CM87	A344...A347	CM87	A344...A347
CM88	A348...A351	CM88	A348...A351
CM89	A352...A355	CM89	A352...A355
CM90	A356...A359	CM90	A356...A359
CM91	A360...A363	CM91	A360...A363
CM92	A364...A367	CM92	A364...A367
CM93	A368...A371	CM93	A368...A371
CM94	A372...A375	CM94	A372...A375
CM95	A376...A379	CM95	A376...A379
CM96	A380...A383	CM96	A380...A383
CM97	A384...A387	CM97	A384...A387
CM98	A388...A391	CM98	A388...A391
CM99	A392...A395	CM99	A392...A395
CM100	A396...A399	CM100	A396...A399
CM101	A400...A403	CM101	A400...A403
CM102	A404...A407	CM102	A404...A407
CM103	A408...A411	CM103	A408...A411
CM104	A412...A415	CM104	A412...A415
CM105	A416...A419	CM105	A416...A419
CM106	A420...A423	CM106	A420...A423
CM107	A424...A427	CM107	A424...A427
CM108	A428...A431	CM108	A428...A431
CM109	A432...A435	CM109	A432...A435
CM110	A436...A439	CM110	A436...A439
CM111	A440...A443	CM111	A440...A443
CM112	A444...A447	CM112	A444...A447
CM113	A448...A451	CM113	A448...A451
CM114	A452...A455	CM114	A452...A455
CM115	A456...A459	CM115	A456...A459
CM116	A460...A463	CM116	A460...A463
CM117	A464...A467	CM117	A464...A467
CM118	A468...A471	CM118	A468...A471
CM119	A472...A475	CM119	A472...A475
CM120	A476...A479	CM120	A476...A479
CM121	A480...A483	CM121	A480...A483
CM122	A484...A487	CM122	A484...A487
CM123	A488...A491	CM123	A488...A491
CM124	A492...A495	CM124	A492...A495
CM125	A496...A499	CM125	A496...A499
CM126	A500...A503	CM126	A500...A503
CM127	A504...A507	CM127	A504...A507
CM128	A508...A511	CM128	A508...A511
CM129	A512...A515	CM129	A512...A515
CM130	A516...A519	CM130	A516...A519
CM131	A520...A523	CM131	A520...A523
CM132	A524...A527	CM132	A524...A527
CM133	A528...A531	CM133	A528...A531
CM134	A532...A535	CM134	A532...A535
CM135	A536...A539	CM135	A536...A539
CM136	A540...A543	CM136	A540...A543
CM137	A544...A547	CM137	A544...A547
CM138	A548...A551	CM138	A548...A551
CM139	A552...A555	CM139	A552...A555
CM140	A556...A559	CM140	A556...A559
CM141	A560...A563	CM141	A560...A563
CM142	A564...A567	CM142	A564...A567
CM143	A568...A571	CM143	A568...A571
CM144	A572...A575	CM144	A572...A575
CM145	A576...A579	CM145	A576...A579
CM146	A580...A583	CM146	A580...A583
CM147	A584...A587	CM147	A584...A587
CM148	A588...A591	CM148	A588...A591
CM149	A592...A595	CM149	A592...A595
CM150	A596...A599	CM150	A596...A599
CM151	A600...A603	CM151	A600...A603
CM152	A604...A607	CM152	A604...A607
CM153	A608...A611	CM153	A608...A611
CM154	A612...A615	CM154	A612...A615
CM155	A616...A619	CM155	A616...A619
CM156	A620...A623	CM156	A620...A623
CM157	A624...A627	CM157	A624...A627
CM158	A628...A631	CM158	A628...A631
CM159	A632...A635	CM159	A632...A635
CM160	A636...A639	CM160	A636...A639
CM161	A640...A643	CM161	A640...A643
CM162	A644...A647	CM162	A644...A647
CM163	A648...A651	CM163	A648...A651
CM164	A652...A655	CM164	A652...A655
CM165	A656...A659	CM165	A656...A659
CM166	A660...A663	CM166	A660...A663
CM167	A664...A667	CM167	A664...A667
CM168	A668...A671	CM168	A668...A671
CM169	A672...A675	CM169	A672...A675
CM170	A676...A679	CM170	A676...A679
CM171	A680...A683	CM171	A680...A683
CM172	A684...A687	CM172	A684...A687
CM173	A688...A691	CM173	A688...A691
CM174	A692...A695	CM174	A692...A695
CM175	A696...A699	CM175	A696...A699
CM176	A700...A703	CM176	A700...A703
CM177	A704...A707	CM177	A704...A707
CM178	A708...A711	CM178	A708...A711
CM179	A712...A715	CM179	A712...A715
CM180	A716...A719	CM180	A716...A719
CM181	A720...A723	CM181	A720...A723
CM182	A724...A727	CM182	A724...A727
CM183	A728...A731	CM183	A728...A731
CM184	A732...A735	CM184	A732...A735
CM185	A736...A739	CM185	A736...A739
CM186	A740...A743	CM186	A740...A743
CM187	A744...A747	CM187	A744...A747
CM188	A748...A751	CM188	A748...A751
CM189	A752...A755	CM189	A752...A755
CM190	A756...A759	CM190	A756...A759
CM191	A760...A763	CM191	A760...A763
CM192	A764...A767	CM192	A764...A767
CM193	A768...A771	CM193	A768...A771
CM194	A772...A775	CM194	A772...A775
CM195	A776...A779	CM195	A776...A779
CM196	A780...A783	CM196	A780...A783
CM197	A784...A787	CM197	A784...A787
CM198	A788...A791	CM198	A788...A791
CM199	A792...A795	CM199	A792...A795
CM200	A796...A799	CM200	A796...A799
CM201	A800...A803	CM201	A800...A803
CM202	A804...A807	CM202	A804...A807
CM203	A808...A811	CM203	A808...A811
CM204	A812...A815	CM204	A812...A815
CM205	A816...A819	CM205	A816...A819
CM206	A820...A823	CM206	A820...A823
CM207	A824...A827	CM207	A824...A827
CM208	A828...A831	CM208	A828...A831
CM209	A832...A835	CM209	A832...A835
CM210	A836...A839	CM210	A836...A839
CM211	A840...A843	CM211	A840...A843
CM212	A844...A847	CM212	A844...A847
CM213	A848...A851	CM213	A848...A851
CM214	A852...A855	CM214	A852...A855
CM215	A856...A859	CM215	A856...A859
CM216	A860...A863	CM216	A860...A863
CM217	A864...A867	CM217	A864...A867
CM218	A868...A871	CM218	A868...A871
CM219	A872...A875	CM219	A872...A875
CM220	A876...A879	CM220	A876...A879
CM221	A880...A883	CM221	A880...A883
CM222	A884...A887	CM222	A884...A887
CM223	A888...A891	CM223	A888...A891
CM224	A892...A895	CM224	A892...A895
CM225	A896...A899	CM225	A896...A899
CM226	A900...A903	CM226	A900...A903
CM227	A904...A907	CM227	A904...A907
CM228	A908...A911	CM228	A908...A911
CM229	A912...A915	CM229	A912...A915
CM230	A916...A919	CM230	A916...A919
CM231	A920...A923	CM231	A920...A923
CM232	A924...A927	CM232	A924...A927
CM233	A928...A931	CM233	A928...A931
CM234	A932...A935	CM234	A932...A935
CM235	A936...A939	CM235	A936...A939
CM236	A940...A943	CM236	A940...A943
CM237	A944...A947	CM237	A944...A947
CM238	A948...A951	CM238	A948...A951
CM239	A952...A955	CM239	A952...A955
CM240	A956...A959	CM240	A956...A959
CM241	A960...A963	CM241	A960...A963
CM242	A964...A967	CM242	A964...A967
CM243	A968...A971	CM243	A968...A971
CM244	A972...A975	CM244	A972...A975
CM245	A976...A979	CM245	A976...A979
CM246	A980...A983	CM246	A980...A983
CM247	A984...A987	CM247	A984...A987
CM248	A988...A991	CM248	A988...A991
CM249	A992...A995	CM249	A992...A995
CM250	A996...A999	CM250	A996...A999



Memory Partition B - Upper 32 bits


Table 46. GDDR5 Mode H Mapping

	Channel 0 D1-31	Channel 1 D2-32
CA00	C1	C1
CA01	A2, BA2	A2, BA2
CA02	A2, BA0	A2, BA0
CA03	A4, BA2	A4, BA2
CA04	A4, BA0	A4, BA0
CA05	WE	WE
CA06	A7, A8	A7, A8
CA07	A8, A11	A8, A11
CA08	AB	AB
CA09	A12, BP0	A12, BP0
CA0A	A8, A10	A8, A10
CA0B	A1, A9	A1, A9
CA0C	BA0	BA0
CA0D	BA1	BA1
CA0E	CA0	CA0
CA0F	CA1	CA1





Security Classification	Compal Secret Data	Declassified Date	2014/07/01
Issued Date	2014/08/08	Declassified Date	2014/07/01
This sheet of engineering drawings is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the Competent Division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		Title VRAM GDDR5 B Upper	
Ssn Document Number		Rev 01000	
Date Thursday, August 16, 2015		Sheet 31 of 71	


+3.3V_GFX_RUN




+3VALW to +3.3V_GFX_AON




GPU Power Up Power Rail Sequence




GPU Power Down Sequence




GPU Power Up Sub-system Sequence



GPU Power Down Sub-system Sequence




Discharge




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	GPU DC/DC interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1(100)
Date: Thursday, August 06, 2015					Sheet 32 of 71


**+5VALW to +5VS
+3VALW to +3VS**




Touch Screen Load Switch & Card Reader




eDP & Camera Load Switch




Alpine Ridge(TBT) Load Switch




WLAN Load Switch




+3VALW to +3V_PCH




HDD, SSD Load Switch




+VCCST Load Switch




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SYS DC/DC Interface	
				Size	Document Number
				LA-C361P	Rev 1
				Date	Thursday, August 06, 2015
				Sheet	33 of 71




DDR4 VPP Load Switch



+VCCSTG Load Switch




+VCCPLL_OC Load Switch




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-C361P
				Rev
				0.1(200)
				Date
				Thursday, August 06, 2015
				Sheet
				34 of 71


LCD backlight PWR CTRL





CCD Conn.




Touch Screen Conn.




eDP & TS Conn.






HDMI Active Level Shift(ALS type)



Place between ESD and CM-Choke




Place close to JHDMI1




X06.32


HDMI DDC




HDMI conn



Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
Date: Thursday, August 06, 2015				Rev 0.1/000












Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PCH (7/8) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C361P	01/000
				Date:	Thursday, August 06, 2015	Sheet 39 of 71

Reserve


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Rev	
2011/08/25		2012/07/25		0.1(000)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power on Sequence	
				Size	Document Number
				Date:	Thursday, August 06, 2015
				Sheet	40 of 71




M.2 Slot-A Key-A (WLAN + BT)




WWW.AliSaler.Com



HDD CONN




Place near HDD CONN (JHDD1)



[16]	SATA_PT_X_DRX_P1B	SATA_PT_X_DRX_P1B	CS17	1	2	0.01U_0402_16V7K	SATA_PT_X_DRX_P1B_RC
[16]	SATA_PT_X_DRX_N1B	SATA_PT_X_DRX_N1B	CS18	1	2	0.01U_0402_16V7K	SATA_PT_X_DRX_N1B_RC
[16]	SATA_PR_X_DTX_P1B	SATA_PR_X_DTX_P1B	CS19	1	2	0.01U_0402_16V7K	SATA_PR_X_DTX_P1B_RC
[16]	SATA_PR_X_DTX_N1B	SATA_PR_X_DTX_N1B	CS20	1	2	0.01U_0402_16V7K	SATA_PR_X_DTX_N1B_RC

BYPASS Circuit

Free Fall Sensor




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DC/DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-C361P
				Date:	Thursday, August 06, 2015
				Sheet	45 of 71
				Rev	0.1(000)



USB Powershare

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP



Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)




USB3.0 / USB2.0 Port1 (Right Side)




USB3.0 / USB2.0 Port2 (Left Side)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	USB Powershare
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C361P
				Date	Thursday, August 06, 2015
				Sheet	46 of 71






BATT LED Power Button




Battery Gauge LED





Card Reader




Pin11, Pin12 trace fixed width is 40 mils.
Pin27 trace fixed width is 30mils.
Pin10, pin14, pin18 trace fixed width is 20 mils.
Pin 9 trace fixed width is 12 mils.
Trace routing length < 200mils.
Via size: Pad>=28 mils, Finished hole>=16 mils.




AUDIO Board Conn.




Keyboard Controller board + DMIC






Lid Switch




Screw Hole





RTC Battery With Charge Function



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM/BTB conn.		
				Size	Document Number	Rev
				LA-C361P		
				Date:	August 06, 2015	Sheet 52 of 71








3.3VALWP
TDC 5.7A
Peak Current 8.1A
OCP current 9.7A

5VALWP
TDC 7.4A
Peak Current 10.5A
OCP current 12.6A

3V/5V controller(35.1), Support component(35.2)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




+1VSP
TDC 5.1A
Peak Current 7.2A
OCP current 8A

The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

PWR.Plane.Regulator(35.25), Support component(35.26)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	P40-PWR +IVA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C361P
				Date:	Tuesday, August 11, 2015
				Sheet	58 of 71




1.2Volt +/- 5%
TDC 4.2A
Peak Current 6A
OCP current 7.2A

0.6Volt +/- 5%
TDC 0.7A
Peak Current 1A
OCP Current 1.2A

DDR controller(35.3), Support component(35.4)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	+1.35V_MEN/+0.675V_DDR_VTT		
Size	Document Number	Rev 1.0(400)	
LA-C361P			
Date	Tuesday, August 11, 2015	Sheet	59 of 71



DELL CONFIDENTIAL/PROPRIETARY


DDR controller(35.3), Support component(35.4)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.


Title		
PWR_+1.5VDGPU		
Size	Document Number	Rev
	LA-C361P	1.0(400)
Date:	Tuesday, August 11, 2015	Sheet 60 of 71



GPU other power_Regulatorr(43.7), Support component(43.8)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	P40-PWR +1.05VA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C361P
				Date:	Tuesday, August 11, 2015
				Sheet	62 of 71
				Rev	0.1

TYP	MAX
: 7.4mohm	, 8.8mohm
: 2.6mohm	, 3.1mohm



Under:

1. 4.7uF*15 (SE000008L80)
2. 1uF*8(SE000000WV00)


Near:

1. 4.7uF*5 (SE093475K80)
2. 22uF*14 (SE000001120)


VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN IS TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



PROG sets (Base on FNTD.6 July 25, 2014)
 PROG1 Vboot :0V
 slew rate :30 mV/us
 PROG2 IMAX VR A :70A
 PROG3 IMAX VR A :55A
 PROG4 DROOP VR GT :Active
 DROOP VR A :Active
 VR A and VR GT SWITCHING FREQUENCY:583 (kHz)
 PROG5 VR SA IMAX(A):12A
 VR SA SWITCHING FREQUENCY : 450 (kHz)




CPU_Vcore controller(36.1), Drivers(36.2), Support component(36.3)
 Acoustic Noise B+ Bulk CAP(37.2)



File	<Title>	Rev	<Rev>
Doc	Document Number	Rev	<Rev>
Comp	Customer	Rev	<Rev>
Date	2014.08.11.2015	Sheet	64 of 71

+VCC_CORE
470uF*2
220uF*9
220uF*1
1uF*6
.1uF*15

DEL: 47uF*9
220uF*13
ADD: 220uF*1



+VCCGT
470uF*2
47uF*9
220uF*26
1uF*6
.1uF*15



+VCCSA
47uF*3
220uF*9
.1uF*2

Page
1

WWW.AliSaler.Com

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	6	XDP	2014/12/12	EE	Change Pull high power for leakage issue	Change RH494,RH495,RH496 from +VCCST to +VCCSTG, de-POP RH97,RH98,RH100, POP RH494,RH495.	X01
2	18	GPIO	2014/12/12	EE	Change Pull high power for double pull high the same power rail	Change RH571 power rail from +3VS to +3V_PCH, de-pop RH571, delete RH532.	X01
3	18	SPI	2014/12/12	EE	Change SPI ROM for ME register setting	Change UH8 from W25Q128FVSIQ_S08 to W25Q128FVSIQ_S08	X01
4	18	S0iX	2014/12/12	EE	Change by pass circuit design for CS mode function	Change RZ58 connection from UZ11.2 to UZ11.4, Change RZ60 connection from UZ12.2 to UZ12.4	X01
5	18	+1V_MPHY	2014/12/12	EE	Delete +1V_MPHY load switch & discharge circuit for useless.	Delete RH514,RH559,RH144,QH9,UH13,CH193,CH194,CH195. Delete net MPHP_PWR_EN, move RZ70 to page 21	X01
6	18	PD	2014/12/22	EE	Update TI PD controller circuit follow Mirama	Update UTS from W25Q80BLZPIG_WSON8 to W25Q80DVSSIQ_S08,Delete RT166,Change net VCC3V3_TBTA_LDO to VCC3V3_FLASH. Change net VCC3V3_SX_SYS to +3VA_TBT. Add RT198 to PWR_SRC_ILIMIT.Swap UT4.B2/C2 net. Update RT165 from 1206 to 0805, RT167,RT168, RT169,RT170,RT171,RT179,RT186,RT187,RT188,RT189,RT192,RT192,RT196,RT197 from 0402 to 0201. Add RT200,RT201 to net UPD_SMBDAT/UPD_SMBCLK"	X01
7	18	EC	2014/12/15	EE	Update Board ID for EC	Update RE67 to 62K	X01
8	18	PM	2014/12/15	EE	modify for support deep sleep function	De-pop RH506	X01
9	18	DDR	2014/12/15	EE	change Power rail for correct design	Change RH525 power rail from +3VALW to +3VS	X01
10	18	SPK	2014/12/15	EE	Add pull high resistor for MB side	Add RH572 to +3VS for SPK_DET#	X01
11	18	GPIO	2014/12/15	EE	Change GPIO for sync common GPIO table	Change net DGPU_PWR_EN from GPP_D13 to GPP_D12	X01
12	18	PD	2014/12/15	EE	Pin swap for DFB review	pin swap DT4,DT9	X01
13	18	PCH	2014/12/15	EE	Add Capacitor for follow Schematic check list	Add CH200 to +3V_PCH (Close to UH2.BA15)	X01
14	18	DIS	2014/12/15	EE	Add pull high resistor by vendor request	Add RPH34 replace to RV520,RV521,RV522 and add net THERMAL_ALERT#.	X01
15	18	SPI	2014/12/15	EE	Follow CRB XDP design	Add RH574,RH575 for SPI to XDP connector	X01
16	18	VDDQC	2014/12/16	EE	Follow CRB boardfile	POP RH473	X01
17	18	DEBUG	2014/12/16	EE	Add Debug signal by EC request	Change net BID_BC to GPP_C15, Add Net UARTT0_TX from GPP_C9 to JDEG1.pin 9	X01
18	18	DEBUG	2014/12/16	EE	Modify Debug UART from closed Chassis to Open Chassis	Delet UI6,RI29.Add JUART for UART2_TXD/UART2_RXD connect.	X01
19	18	SCI	2014/12/16	EE	Change PU resistor follow Miramar	RH383 change from 100K to 10K	X01
20	18	HOLE	2014/12/16	EE	Add 2 PAD for ME NUT	Add H50, H51	X01
21	18	EC	2014/12/16	EE	Add series resistor follow CRB	Add RE111 43K series SIO_SLP_SUS#	X01
22	18	PCH	2014/12/16	EE	Change BOM to follow CRB	Change RH88 from 10K to 47K, De-POP RE33.	X01
23	18	EC	2014/12/17	EE	Modify GPIO for follow GPIO MAP by Dell	Add RE112 and Connect net BID_DIS to UE3.A10, swap Net BAT1_LED#(UE3.B1=>UE3.A40)/BAT2_LED#(UE3.A55=>UE3.B43)/PCH_PCIE_WAKE#(UE3.A40=>UE3.B46)/ME_FWP_EC(UE3.B46=>UE3.B1)/USB_PWR_SHR_LFT_EN#(UE3.B43=>UE3.A55)	X01
24	18	EC	2014/12/17	EE	Update BOM for design change	de-POP RE27, RE63, POP RH453	X01
25	18	NGFF	2014/12/17	EE	Update NGFF from Key E. to Key A.	Change JNGFF1 to CONCR_213AAAA32FA	
26	18	PCH	2014/12/17	EE	Change array resistor to resistor for routing	Change RP21 to RH576,RH577,RH578,RH579. Add RE113,RE114,RE115 for UE1.	
27	18	USB	2014/12/18	EE	Change net name by EC request	USB_PWR_SHR_VBUS_LFT_EN -> USB_PWR_SHR_VBUS_EN_L, USB_PWR_SHR_VBUS_RHT_EN1 -> USB_PWR_SHR_VBUS_EN_R, USB_PWR_SHR_LFT_EN# -> USB_PWR_SHR_EN_L#, USB_PWR_SHR_RHT_EN1# -> USB_PWR_SHR_EN_R#, USB2_DET_EC# -> USB_DET_EC_L#, USB1_DET_EC# -> USB_DET_EC_R#	
28	18	TS	2014/12/18	EE	Update Touch Screen Connector by ME request	Update JTS to ACES_50208-00601-P01	
29	18	USB	2014/12/18	EE	Add Pull down resistor for USB2.0	Add RH580,RH581 to UH2.AD10,UH2.AG2 to GND	
30	18	AR	2014/12/19	EE	Reserve test point for Alpine Ridge	Add T199,T200,T201	
31	18	PD	2014/12/22	EE	Delete common mode chok & ESD for vendor feedback	Delete LT10,DT5	
32	18	EC	2014/12/22	EE	Delete I2C signal from EC to Codec.	Delete QE14	
33							
34							
35							
36							
37							
38							
39							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/10	Deciphered Date	2014/05/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NOTE Document Number LA-B072P Date: Thursday, August 06, 2015 Sheet 70 of 71 Rev 1.0

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA	NA	X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			