




	8	7	6	5	4	3	2	1																																																																																																																																																					
D	BOM Groups																																																																																																																																																												
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>MLB_COMMON</td><td>ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:ENG,MLB_PROGPARTS</td></tr><tr><td>MLB_MISC</td><td>PP5V5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS</td></tr><tr><td>MLB_DEVEL:ENG</td><td>ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLED,ISNS:ENG</td></tr><tr><td>MLB_DEVEL:PVT</td><td>XDP_CONN</td></tr><tr><td>MLB_DEBUG:ENG</td><td>DEVEL_BOM,XDP,LPCPLUS</td></tr><tr><td>MLB_DEBUG:PVT</td><td>DEVEL_BOM,BKLT:PROD,XDP,LPCPLUS,ISNS:PROD</td></tr><tr><td>MLB_DEBUG:PROD</td><td>BKLT:PROD,LPCPLUS,XDP,ISNS:PROD</td></tr></table>								BOM GROUP	BOM OPTIONS	MLB_COMMON	ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:ENG,MLB_PROGPARTS	MLB_MISC	PP5V5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS	MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLED,ISNS:ENG	MLB_DEVEL:PVT	XDP_CONN	MLB_DEBUG:ENG	DEVEL_BOM,XDP,LPCPLUS	MLB_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,XDP,LPCPLUS,ISNS:PROD	MLB_DEBUG:PROD	BKLT:PROD,LPCPLUS,XDP,ISNS:PROD																																																																																																																																					
	BOM GROUP	BOM OPTIONS																																																																																																																																																											
	MLB_COMMON	ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:ENG,MLB_PROGPARTS																																																																																																																																																											
	MLB_MISC	PP5V5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS																																																																																																																																																											
	MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLED,ISNS:ENG																																																																																																																																																											
	MLB_DEVEL:PVT	XDP_CONN																																																																																																																																																											
	MLB_DEBUG:ENG	DEVEL_BOM,XDP,LPCPLUS																																																																																																																																																											
	MLB_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,XDP,LPCPLUS,ISNS:PROD																																																																																																																																																											
	MLB_DEBUG:PROD	BKLT:PROD,LPCPLUS,XDP,ISNS:PROD																																																																																																																																																											
Current Sensor Configuration																																																																																																																																																													
<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>ISNS:ENG</td><td>CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:YES,AIRPORT_ISNS:YES,SSD_ISNS:YES,LCDBLT_ISNS:YES,P1V365_ISNS:YES,V1350_ISNS:YES,OTHER_M0_ISNS:YES,CAM_ISNS:YES,CPU00R_ISNS:YES,PANEL_ISNS:YES</td></tr><tr><td>ISNS:PROD</td><td>CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:NO,AIRPORT_ISNS:NO,SSD_ISNS:YES,LCDBLT_ISNS:NO,P1V365_ISNS:NO,V1350_ISNS:NO,OTHER_M0_ISNS:NO,CAM_ISNS:NO,CPU00R_ISNS:NO,PANEL_ISNS:NO</td></tr></table>								BOM GROUP	BOM OPTIONS	ISNS:ENG	CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:YES,AIRPORT_ISNS:YES,SSD_ISNS:YES,LCDBLT_ISNS:YES,P1V365_ISNS:YES,V1350_ISNS:YES,OTHER_M0_ISNS:YES,CAM_ISNS:YES,CPU00R_ISNS:YES,PANEL_ISNS:YES	ISNS:PROD	CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:NO,AIRPORT_ISNS:NO,SSD_ISNS:YES,LCDBLT_ISNS:NO,P1V365_ISNS:NO,V1350_ISNS:NO,OTHER_M0_ISNS:NO,CAM_ISNS:NO,CPU00R_ISNS:NO,PANEL_ISNS:NO																																																																																																																																																
BOM GROUP	BOM OPTIONS																																																																																																																																																												
ISNS:ENG	CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:YES,AIRPORT_ISNS:YES,SSD_ISNS:YES,LCDBLT_ISNS:YES,P1V365_ISNS:YES,V1350_ISNS:YES,OTHER_M0_ISNS:YES,CAM_ISNS:YES,CPU00R_ISNS:YES,PANEL_ISNS:YES																																																																																																																																																												
ISNS:PROD	CPU_M0_ISNS:YES,CPU0R_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:NO,AIRPORT_ISNS:NO,SSD_ISNS:YES,LCDBLT_ISNS:NO,P1V365_ISNS:NO,V1350_ISNS:NO,OTHER_M0_ISNS:NO,CAM_ISNS:NO,CPU00R_ISNS:NO,PANEL_ISNS:NO																																																																																																																																																												
CPU DRAM SPD Straps																																																																																																																																																													
<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>DDR3:HYNIX_4GB</td><td>RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB</td></tr><tr><td>DDR3:HYNIX_8GB</td><td>RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB</td></tr><tr><td>DDR3:SAMSUNG_4GB</td><td>RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB</td></tr><tr><td>DDR3:SAMSUNG_8GB</td><td>RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB</td></tr><tr><td>DDR3:ELPIDA_4GB</td><td>RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,DRAM_TYPE:ELPIDA_4GB</td></tr><tr><td>DDR3:ELPIDA_8GB</td><td>RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB</td></tr><tr><td>DDR3:MICRON_4GB</td><td>RAMCFG0:H,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:MICRON_4GB</td></tr></table>								BOM GROUP	BOM OPTIONS	DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB	DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB	DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB	DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB	DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,DRAM_TYPE:ELPIDA_4GB	DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB	DDR3:MICRON_4GB	RAMCFG0:H,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:MICRON_4GB																																																																																																																																						
BOM GROUP	BOM OPTIONS																																																																																																																																																												
DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB																																																																																																																																																												
DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB																																																																																																																																																												
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB																																																																																																																																																												
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB																																																																																																																																																												
DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,DRAM_TYPE:ELPIDA_4GB																																																																																																																																																												
DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB																																																																																																																																																												
DDR3:MICRON_4GB	RAMCFG0:H,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:MICRON_4GB																																																																																																																																																												
CPU DRAM CFG Chart																																																																																																																																																													
<table><tr><th>VENDOR</th><th>CFG 1</th><th>CFG 0</th></tr><tr><td>HYNIX</td><td>0</td><td>0</td></tr><tr><td>SAMSUNG</td><td>1</td><td>0</td></tr><tr><td>MICRON</td><td>0</td><td>1</td></tr><tr><td>ELPIDA</td><td>1</td><td>1</td></tr></table>								VENDOR	CFG 1	CFG 0	HYNIX	0	0	SAMSUNG	1	0	MICRON	0	1	ELPIDA	1	1																																																																																																																																							
VENDOR	CFG 1	CFG 0																																																																																																																																																											
HYNIX	0	0																																																																																																																																																											
SAMSUNG	1	0																																																																																																																																																											
MICRON	0	1																																																																																																																																																											
ELPIDA	1	1																																																																																																																																																											
<table><tr><th>SIZE</th><th>CFG 2</th></tr><tr><td>4GB</td><td>0</td></tr><tr><td>8GB</td><td>1</td></tr></table>								SIZE	CFG 2	4GB	0	8GB	1																																																																																																																																																
SIZE	CFG 2																																																																																																																																																												
4GB	0																																																																																																																																																												
8GB	1																																																																																																																																																												
<table><tr><th>DIE REV</th><th>CFG 3</th></tr><tr><td>A</td><td>0</td></tr><tr><td>B</td><td>1</td></tr></table>								DIE REV	CFG 3	A	0	B	1																																																																																																																																																
DIE REV	CFG 3																																																																																																																																																												
A	0																																																																																																																																																												
B	1																																																																																																																																																												
C	Programmable Parts																																																																																																																																																												
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>335S0865</td><td>1</td><td>EEPROM,256KBIT,SPI,5MHZ,1.8V,2X3QFN</td><td>U2890</td><td>CRITICAL</td><td>TBTROM:BLANK</td></tr><tr><td>341S3802</td><td>1</td><td>IC,EEPROM,C/R (V23.4) EVT,J41/J41</td><td>U2890</td><td>CRITICAL</td><td>TBTROM:PROG</td></tr><tr><td>338S1159</td><td>1</td><td>IC,SMC12-A3,40MHZ/50MHZPS MCU,9X9,157BGA</td><td>U5000</td><td>CRITICAL</td><td>SMC:BLANK</td></tr><tr><td>335S0809</td><td>1</td><td>64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_MAC:BLANK</td></tr><tr><td>335S0803</td><td>1</td><td>64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_NUM:BLANK</td></tr><tr><td>341S3809</td><td>1</td><td>IC,EFI ROM (V0071) DVT,J41/J43</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM:PROG</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	335S0865	1	EEPROM,256KBIT,SPI,5MHZ,1.8V,2X3QFN	U2890	CRITICAL	TBTROM:BLANK	341S3802	1	IC,EEPROM,C/R (V23.4) EVT,J41/J41	U2890	CRITICAL	TBTROM:PROG	338S1159	1	IC,SMC12-A3,40MHZ/50MHZPS MCU,9X9,157BGA	U5000	CRITICAL	SMC:BLANK	335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK	335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK	341S3809	1	IC,EFI ROM (V0071) DVT,J41/J43	U6100	CRITICAL	BOOTROM:PROG																																																																																																											
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																							
	335S0865	1	EEPROM,256KBIT,SPI,5MHZ,1.8V,2X3QFN	U2890	CRITICAL	TBTROM:BLANK																																																																																																																																																							
	341S3802	1	IC,EEPROM,C/R (V23.4) EVT,J41/J41	U2890	CRITICAL	TBTROM:PROG																																																																																																																																																							
	338S1159	1	IC,SMC12-A3,40MHZ/50MHZPS MCU,9X9,157BGA	U5000	CRITICAL	SMC:BLANK																																																																																																																																																							
	335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK																																																																																																																																																							
	335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8K6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK																																																																																																																																																							
	341S3809	1	IC,EFI ROM (V0071) DVT,J41/J43	U6100	CRITICAL	BOOTROM:PROG																																																																																																																																																							
	Module Parts																																																																																																																																																												
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S4525</td><td>1</td><td>HSW,SR16M,PRQ,C0,1.3,15W,2+3,1.0,3M,BGA</td><td>U0500</td><td>CRITICAL</td><td>CPU:1.3GHZ</td></tr><tr><td>337S4526</td><td>1</td><td>HSW,SR16L,PRQ,C0,1.4,15W,2+3,1.1,3M,BGA</td><td>U0500</td><td>CRITICAL</td><td>CPU:1.4GHZ</td></tr><tr><td>337S4528</td><td>1</td><td>HSW,SR16H,PRQ,C0,1.7,15W,2+3,1.1,4M,BGA</td><td>U0500</td><td>CRITICAL</td><td>CPU:1.7GHZ</td></tr><tr><td>338S1113</td><td>1</td><td>IC,TBT,CR-4C,B1,PRQ,C10,288,12X12 FC-CSP</td><td>U2800</td><td>CRITICAL</td><td></td></tr><tr><td>338S1186</td><td>1</td><td>IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR</td><td>U3900</td><td>CRITICAL</td><td></td></tr><tr><td>607-6811</td><td>1</td><td>ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99</td><td>J6955</td><td>CRITICAL</td><td>J41_MLB</td></tr><tr><td>946-3892</td><td>1</td><td>J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G</td><td>GLUE</td><td>CRITICAL</td><td></td></tr><tr><td>825-7670</td><td>1</td><td>LABEL,TEXT,MLB,K21/K78</td><td>LABEL</td><td></td><td></td></tr><tr><td>376S0964</td><td>2</td><td>MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN</td><td>Q7310,Q7320</td><td>CRITICAL</td><td>VCORE_FET:REN</td></tr><tr><td>376S1104</td><td>2</td><td>MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN</td><td>Q7311,Q7321</td><td>CRITICAL</td><td>VCORE_FET:REN</td></tr><tr><td>376S1173</td><td>2</td><td>MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN</td><td>Q7310,Q7320</td><td>CRITICAL</td><td>VCORE_FET:VSHY</td></tr><tr><td>376S1174</td><td>2</td><td>MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN</td><td>Q7311,Q7321</td><td>CRITICAL</td><td>VCORE_FET:VSHY</td></tr><tr><td>900-0090</td><td>1</td><td></td><td>SOLDERPASTE</td><td>CRITICAL</td><td></td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S4525	1	HSW,SR16M,PRQ,C0,1.3,15W,2+3,1.0,3M,BGA	U0500	CRITICAL	CPU:1.3GHZ	337S4526	1	HSW,SR16L,PRQ,C0,1.4,15W,2+3,1.1,3M,BGA	U0500	CRITICAL	CPU:1.4GHZ	337S4528	1	HSW,SR16H,PRQ,C0,1.7,15W,2+3,1.1,4M,BGA	U0500	CRITICAL	CPU:1.7GHZ	338S1113	1	IC,TBT,CR-4C,B1,PRQ,C10,288,12X12 FC-CSP	U2800	CRITICAL		338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL		607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	J41_MLB	946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL		825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL			376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN	376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN	376S1173	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY	376S1174	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY	900-0090	1		SOLDERPASTE	CRITICAL																																																																			
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																								
337S4525	1	HSW,SR16M,PRQ,C0,1.3,15W,2+3,1.0,3M,BGA	U0500	CRITICAL	CPU:1.3GHZ																																																																																																																																																								
337S4526	1	HSW,SR16L,PRQ,C0,1.4,15W,2+3,1.1,3M,BGA	U0500	CRITICAL	CPU:1.4GHZ																																																																																																																																																								
337S4528	1	HSW,SR16H,PRQ,C0,1.7,15W,2+3,1.1,4M,BGA	U0500	CRITICAL	CPU:1.7GHZ																																																																																																																																																								
338S1113	1	IC,TBT,CR-4C,B1,PRQ,C10,288,12X12 FC-CSP	U2800	CRITICAL																																																																																																																																																									
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL																																																																																																																																																									
607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	J41_MLB																																																																																																																																																								
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL																																																																																																																																																									
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL																																																																																																																																																										
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN																																																																																																																																																								
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN																																																																																																																																																								
376S1173	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY																																																																																																																																																								
376S1174	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY																																																																																																																																																								
900-0090	1		SOLDERPASTE	CRITICAL																																																																																																																																																									
A	DRAM Parts																																																																																																																																																												
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>333S0677</td><td>4</td><td>IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:HYNIX_4GB</td></tr><tr><td>333S0681</td><td>4</td><td>IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:HYNIX_8GB</td></tr><tr><td>333S0676</td><td>4</td><td>IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:SAMSUNG_4GB</td></tr><tr><td>333S0680</td><td>4</td><td>IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:SAMSUNG_8GB</td></tr><tr><td>333S0678</td><td>4</td><td>IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:ELPIDA_4GB</td></tr><tr><td>333S0666</td><td>4</td><td>IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:ELPIDA_8GB</td></tr><tr><td>333S0679</td><td>4</td><td>IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA</td><td>U2300,U2400,U2500,U2600</td><td>CRITICAL</td><td>DRAM_TYPE:MICRON_4GB</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	333S0677	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB	333S0681	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB	333S0676	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB	333S0680	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB	333S0678	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB	333S0666	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB	333S0679	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB																																																																																																					
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																							
	333S0677	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB																																																																																																																																																							
	333S0681	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB																																																																																																																																																							
	333S0676	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB																																																																																																																																																							
	333S0680	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB																																																																																																																																																							
	333S0678	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB																																																																																																																																																							
	333S0666	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB																																																																																																																																																							
	333S0679	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB																																																																																																																																																							
Alternate Parts																																																																																																																																																													
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>376S1032</td><td>376S0855</td><td></td><td>ALL</td><td>Toshiba alt for Diodes dual</td></tr><tr><td>376S1129</td><td>376S0855</td><td></td><td>ALL</td><td>NDX alt for Diodes dual</td></tr><tr><td>376S1089</td><td>376S1128</td><td></td><td>ALL</td><td>NDX alt for Diodes single</td></tr><tr><td>138S0684</td><td>138S0660</td><td></td><td>ALL</td><td>Murata alt to Taiyo Yuden</td></tr><tr><td>138S0703</td><td>138S0648</td><td></td><td>ALL</td><td>Murata alt to Taiyo Yuden</td></tr><tr><td>152S0586</td><td>152S1301</td><td></td><td>ALL</td><td>Dale/Vishay alt to Cytac</td></tr><tr><td>372S0186</td><td>372S0185</td><td></td><td>ALL</td><td>NDX alt to Diodes</td></tr><tr><td>197S0479</td><td>197S0478</td><td></td><td>ALL</td><td>200uW Epsom alt to NDK</td></tr><tr><td>376S1053</td><td>376S0604</td><td></td><td>ALL</td><td>Diodes alt to Fairchild</td></tr><tr><td>371S0713</td><td>371S0558</td><td></td><td>ALL</td><td>Diodes alt to ST Micro</td></tr><tr><td>128S0371</td><td>128S0376</td><td></td><td>ALL</td><td>Kemet alt to Sanyo</td></tr><tr><td>128S0394</td><td>128S0415</td><td></td><td>ALL</td><td>NEC alt to Sanyo</td></tr><tr><td>152S1821</td><td>152S1757</td><td></td><td>ALL</td><td>Cytac alt to NEC</td></tr><tr><td>197S0480</td><td>197S0343</td><td></td><td>ALL</td><td>NDK crystal alt to TSC</td></tr><tr><td>197S0481</td><td>197S0343</td><td></td><td>ALL</td><td>Epsom crystal alt to TSC</td></tr><tr><td>107S0254</td><td>107S0241</td><td></td><td>ALL</td><td>Cytac sense R alt to TPT</td></tr><tr><td>353S3452</td><td>353S1286</td><td></td><td>ALL</td><td>Maxim alt to Microchip</td></tr><tr><td>128S0386</td><td>128S0284</td><td></td><td>ALL</td><td>Kemet alt to Sanyo</td></tr><tr><td>128S0397</td><td>128S0325</td><td></td><td>ALL</td><td>Kemet alt to Sanyo</td></tr><tr><td>377S0155</td><td>377S0104</td><td></td><td>ALL</td><td>OnSemi alt to Infineon</td></tr><tr><td>128S0398</td><td>128S0220</td><td></td><td>ALL</td><td>Kemet alt to Sanyo</td></tr><tr><td>197S0542</td><td>197S0544</td><td></td><td>ALL</td><td>NDK alt to TSC</td></tr><tr><td>197S0545</td><td>197S0544</td><td></td><td>ALL</td><td>Epsom alt to TSC</td></tr><tr><td>138S0681</td><td>138S0638</td><td></td><td>ALL</td><td>Taiyo alt to Samsung</td></tr><tr><td>138S0841</td><td>138S0638</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr><tr><td>376S1180</td><td>376S0761</td><td></td><td>ALL</td><td>Beneas alt to Vishay</td></tr><tr><td>152S1876</td><td>152S1804</td><td></td><td>ALL</td><td>TDK alt to Toko</td></tr><tr><td>107S0255</td><td>107S0240</td><td></td><td>ALL</td><td>Cytac alt to TPT</td></tr><tr><td>107S0250</td><td>107S0248</td><td></td><td>ALL</td><td>Cytac alt to TPT</td></tr></table>								PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S1032	376S0855		ALL	Toshiba alt for Diodes dual	376S1129	376S0855		ALL	NDX alt for Diodes dual	376S1089	376S1128		ALL	NDX alt for Diodes single	138S0684	138S0660		ALL	Murata alt to Taiyo Yuden	138S0703	138S0648		ALL	Murata alt to Taiyo Yuden	152S0586	152S1301		ALL	Dale/Vishay alt to Cytac	372S0186	372S0185		ALL	NDX alt to Diodes	197S0479	197S0478		ALL	200uW Epsom alt to NDK	376S1053	376S0604		ALL	Diodes alt to Fairchild	371S0713	371S0558		ALL	Diodes alt to ST Micro	128S0371	128S0376		ALL	Kemet alt to Sanyo	128S0394	128S0415		ALL	NEC alt to Sanyo	152S1821	152S1757		ALL	Cytac alt to NEC	197S0480	197S0343		ALL	NDK crystal alt to TSC	197S0481	197S0343		ALL	Epsom crystal alt to TSC	107S0254	107S0241		ALL	Cytac sense R alt to TPT	353S3452	353S1286		ALL	Maxim alt to Microchip	128S0386	128S0284		ALL	Kemet alt to Sanyo	128S0397	128S0325		ALL	Kemet alt to Sanyo	377S0155	377S0104		ALL	OnSemi alt to Infineon	128S0398	128S0220		ALL	Kemet alt to Sanyo	197S0542	197S0544		ALL	NDK alt to TSC	197S0545	197S0544		ALL	Epsom alt to TSC	138S0681	138S0638		ALL	Taiyo alt to Samsung	138S0841	138S0638		ALL	Murata alt to Samsung	376S1180	376S0761		ALL	Beneas alt to Vishay	152S1876	152S1804		ALL	TDK alt to Toko	107S0255	107S0240		ALL	Cytac alt to TPT	107S0250	107S0248		ALL	Cytac alt to TPT
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																																									
376S1032	376S0855		ALL	Toshiba alt for Diodes dual																																																																																																																																																									
376S1129	376S0855		ALL	NDX alt for Diodes dual																																																																																																																																																									
376S1089	376S1128		ALL	NDX alt for Diodes single																																																																																																																																																									
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden																																																																																																																																																									
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden																																																																																																																																																									
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac																																																																																																																																																									
372S0186	372S0185		ALL	NDX alt to Diodes																																																																																																																																																									
197S0479	197S0478		ALL	200uW Epsom alt to NDK																																																																																																																																																									
376S1053	376S0604		ALL	Diodes alt to Fairchild																																																																																																																																																									
371S0713	371S0558		ALL	Diodes alt to ST Micro																																																																																																																																																									
128S0371	128S0376		ALL	Kemet alt to Sanyo																																																																																																																																																									
128S0394	128S0415		ALL	NEC alt to Sanyo																																																																																																																																																									
152S1821	152S1757		ALL	Cytac alt to NEC																																																																																																																																																									
197S0480	197S0343		ALL	NDK crystal alt to TSC																																																																																																																																																									
197S0481	197S0343		ALL	Epsom crystal alt to TSC																																																																																																																																																									
107S0254	107S0241		ALL	Cytac sense R alt to TPT																																																																																																																																																									
353S3452	353S1286		ALL	Maxim alt to Microchip																																																																																																																																																									
128S0386	128S0284		ALL	Kemet alt to Sanyo																																																																																																																																																									
128S0397	128S0325		ALL	Kemet alt to Sanyo																																																																																																																																																									
377S0155	377S0104		ALL	OnSemi alt to Infineon																																																																																																																																																									
128S0398	128S0220		ALL	Kemet alt to Sanyo																																																																																																																																																									
197S0542	197S0544		ALL	NDK alt to TSC																																																																																																																																																									
197S0545	197S0544		ALL	Epsom alt to TSC																																																																																																																																																									
138S0681	138S0638		ALL	Taiyo alt to Samsung																																																																																																																																																									
138S0841	138S0638		ALL	Murata alt to Samsung																																																																																																																																																									
376S1180	376S0761		ALL	Beneas alt to Vishay																																																																																																																																																									
152S1876	152S1804		ALL	TDK alt to Toko																																																																																																																																																									
107S0255	107S0240		ALL	Cytac alt to TPT																																																																																																																																																									
107S0250	107S0248		ALL	Cytac alt to TPT																																																																																																																																																									
BOM Configuration																																																																																																																																																													
<table><tr><td colspan="4">SYNC MASTER=J41_MLB</td><td colspan="4">SYNC DATE=04/09/2013</td></tr><tr><td colspan="8">PAGE TITLE</td></tr><tr><td colspan="4" rowspan="2"> Apple Inc.</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">SIZE</td></tr><tr><td colspan="2"><SCH_NUM></td><td colspan="2">D</td></tr><tr><td colspan="4" rowspan="2"></td><td colspan="2">REVISION</td><td colspan="2"></td></tr><tr><td colspan="2"><E4LABEL></td><td colspan="2"></td></tr><tr><td colspan="4" rowspan="2">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td colspan="2">BRANCH</td><td colspan="2"></td></tr><tr><td colspan="2"><BRANCH></td><td colspan="2"></td></tr><tr><td colspan="4" rowspan="2"></td><td colspan="2">PAGE</td><td colspan="2"></td></tr><tr><td colspan="2">2 OF 121</td><td colspan="2"></td></tr><tr><td colspan="4" rowspan="2"></td><td colspan="2">SHEET</td><td colspan="2"></td></tr><tr><td colspan="2">2 OF 76</td><td colspan="2"></td></tr></table>								SYNC MASTER=J41_MLB				SYNC DATE=04/09/2013				PAGE TITLE								 Apple Inc.				DRAWING NUMBER		SIZE		<SCH_NUM>		D						REVISION				<E4LABEL>				NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH				<BRANCH>								PAGE				2 OF 121								SHEET				2 OF 76																																																																													
SYNC MASTER=J41_MLB				SYNC DATE=04/09/2013																																																																																																																																																									
PAGE TITLE																																																																																																																																																													
 Apple Inc.				DRAWING NUMBER		SIZE																																																																																																																																																							
				<SCH_NUM>		D																																																																																																																																																							
				REVISION																																																																																																																																																									
				<E4LABEL>																																																																																																																																																									
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH																																																																																																																																																									
				<BRANCH>																																																																																																																																																									
				PAGE																																																																																																																																																									
				2 OF 121																																																																																																																																																									
				SHEET																																																																																																																																																									
				2 OF 76																																																																																																																																																									
8	7	6	5	4	3	2	1																																																																																																																																																						

BOM Variants

NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Reneess alt for Vishay

333S0704	333S0700		ALL	Elpida CAM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J343	U5000	CRITICAL	SMC:PROG

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM: PROG , SMC: PROG , TBTROM: PROG


Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC, GL3219, USB3 SD CARD READER, 46P, LQFN	U4500	CRITICAL	

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21 MLB		SYNC DATE=11/16/2010	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		3 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		3 OF 76	



Can Slots

SL0401

TH-NSP

1

SL-1.1X0.4-1.4X0.7

2x TBT pin diodes

SL0402

TH-NSP

1

SL-1.1X0.4-1.4X0.7

SL0403

TH-NSP

1

SL-1.1X0.4-1.4X0.7

2x MDP Connector

SL0406

TH-NSP

1

SL-1.1X0.4-1.4X0.7

SL0405

TH-NSP

1

SL-1.1X0.45-1.4X0.75

2x TBT chip

SL0407

TH-NSP

1

SL-1.1X0.45-1.4X0.75

SL0404

TH-NSP

1

SL-1.1X0.4-1.4X0.7

2x USB Connector

SL0408

TH-NSP

1

SL-1.1X0.4-1.4X0.7

8

7

6

5

4

3

2

1







A




WWW.AliSaler.Com









LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srin, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE		PCH Decoupling	
		DRAWING NUMBER	
		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		12 OF 121	
		SHEET	
		11 OF 76	



D

D

C

C


B

B




A

A


SLP_S0# Isolation





SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.





SYNC_MASTER=J41_MLB		SYNC_DATE=02/06/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	13 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			











Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

PP3V3_S3

R2218

SHORT

PP3V3_S3_VREFMRGN_DAC

MIN_LINE_WIDTH=0.3mm

MIN_NECK_WIDTH=0.2mm

VOLTAGE=3.3V

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

DDR3

DDR3L

SMBUS_PCH_CLK

SMBUS_PCH_DATA

Addr=0x98 (WR) / 0x99 (RD)

Addr=0x30 (WR) / 0x31 (RD)

SMBUS_PCH_CLK

SMBUS_PCH_DATA

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PCA9557D_RESET_L


VRef Dividers


Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margined target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (- = sourced)	+82uA - -82uA (- = sourced)	+21uA - -21uA (- = sourced)	+25uA - -25uA (- = sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	


SYNC MASTER=J41 MLB	SYNC DATE=02/12/2013
PAGE TITLE	DDR3 VREF MARGINING
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	22 OF 121
SHEET	19 OF 76

LPDDR3 CHANNEL A (0-31)





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A		A (0-31)	
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	23 OF 121
		SHEET	20 OF 76

LPDDR3 CHANNEL A (32-63)




LPDDR3 CHANNEL B (0-31)





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B		DRAWING NUMBER (0-31)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	25 OF 121
		SHEET	22 OF 76


LPDDR3 CHANNEL B (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	26 OF 121
		SHEET	23 OF 76



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Termination			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		27 OF 121	
		SHEET	
		24 OF 76	



SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
28 OF 121

SHEET
25 OF 76




EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

Thunderbolt Host (2 of 2)

 Apple Inc.

DRAWING NUMBER<SCH_NUM>

REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE29 OF 121

SHEET26 OF 76

Page Notes

Power aliases required by this page:


- PPVIN_SW_TBTBST (8-13V Boost Input)
- PP15V_TBT_REG (15V Boost Output)
- PP3V3_TBT_P3V3TBTFTFET (3.3V FET Input)
- PP3V3_TBT_FET (3.3V FET Output)
- PP3V3_S0_TBTTPWRCTL (3.3V FET Input)
- PP1V05_TBT_P1V05TBTFTFET (1.05V FET Input)
- PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:


- TBT_CLKREQ_L
- TBT_RESET_L

BOM options provided by this page:

(NONE)




Supervisor & CLKREQ# Isolation




3.3V TBT "LC" Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max




1.05V TBT "LC" Switch

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max




1.05V TBT "CIO" Switch


Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max



TBT "POC" Power-up Reset



TBT 15V Boost Regulator



SYNC MASTER=J41 MLB	SYNC DATE=02/06/2013
PAGE TITLE	
TBT Power Support	
Apple Inc.	DRAWING NUMBER
<SCH_NUM>	SIZE
<E4LABEL>	REVISION
<BRANCH>	BRANCH
30 OF 121	PAGE
27 OF 76	SHEET
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)

C32

J3200
MDP-J11
F-BT-TH



Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

B

D

C

B


A


D

C


B

A



SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76





Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


40 OF 121

SHEET

32 OF 76

SYNC_MASTER=J41_MLB

SYNC_DATE=03/20/2013



3.3V S3 SD Card Switch

U4550 EDP: 1.05A

Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

U4500 GL3219 LQFN


CRITICAL OMIT_TABLE

U4590 512KB USON W25X05SCL



SYNC MASTER=MASTER		SYNC DATE=10/11/2010	
PAGE TITLE			
SD CONTROLLER (GL3219)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Right USB Port A


USB Port Power Switch




Mojo SMC Debug Mux




APN: 514-0819


SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46	OF 121
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		35	OF 76



IPD Flex Connector

CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J41 MLB		SYNC DATE=02/12/2013	
PAGE TITLE			
IPD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	48 OF 121
		SHEET	36 OF 76



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		50 OF 121	
		SHEET	
		37 OF 76	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





C




WWW.AliSaler.Com




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013			
PAGE TITLE					
SMC Project Support		Drawing Number			
 Apple Inc.	DRAWING NUMBER		SIZE		
	<SCH_NUM>		D		
	REVISION				
	<E4LABEL>				
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			<BRANCH>		
			PAGE		
			52 OF 121		
			SHEET		
			39 OF 76		






IC0R : COMPUTING High Side Current Sense

EDP Current : 12A
MAX Vdiff : 24 mV
GAIN : 100X




IO0R : OTHER High Side Current Sense

EDP Current : 10.75A
MAX Vdiff : 53.75 mV
GAIN : 50X




IR0C : 3.3V S0 FET Current Sense

EDP Current : 1.02A
MAX Vdiff : 3.06 mV
GAIN : 1000X



IS2C : 3.3V Camera Current Sense

EDP Current : 0.82A
MAX Vdiff : 16.36 mV
GAIN : 200X




CHARGER BMON High Side Current Sense

ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A




DC-IN (AMON) Current Sense

Sense R is R7120, 20mOhm
ISL6259 Gain: 20x
Max Vout: 1.4V at 8.25A
Scale: 2.5A / V
EDP Current: 3.5A




IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)

EDP Current : 7.57A
MAX Vdiff : 15.14 mV
GAIN : 200X
SENSE R : R7450 0.002R




IAPC :AirPort Current Sense

EDP Current : 1.00A
MAX Vdiff : 25 mV
GAIN : 100X




ISDC : SSD Current Sense

EDP Current : 3.00A
MAX Vdiff : 15 mV
GAIN : 200X



IBLC : LCD Backlight Driver Input Current Sense

EDP Current : 0.67A
MAX Vdiff : 0.06 mV
GAIN : 500X



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

High Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

<SCH_NUM>

D

<E4LABEL>


<BRANCH>

54 OF 121

41 OF 76

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

Debug Sensors 1

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

56 OF 121

SHEET

43 OF 76



Placement note:
Place Q5810 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5830 between near rear vent on bottom side

Placement note:
Place U5800 under CPU
Write Address: 0x98
Read Address: 0x99

TBT, MLB Bottom Proximity Sensors

TBT, MLBBOT and TBD Temp Sensor

Placement note:
Place Q5820 close to TBT on TOP side

Placement note:
Place Q5840 on MLB bottom side opposite U5810

Placement note:
TBD


Write Address: 0x39
Read Address: 0x38


TBT MLBBOT THMSNS_P	TBT MLBBOT THMSNS_P	TBT MLBBOT THMSNS_P
TBT MLBBOT THMSNS_N	TBT MLBBOT THMSNS_N	TBT MLBBOT THMSNS_N


SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	58 OF 121
		SHEET	44 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


D


B




SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
PAGE TITLE			
LPC+SPI Debug Connector			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		DRAWING NUMBER	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<SCH_NUM>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		REVISION	
II NOT TO REPRODUCE OR COPY IT		<E4LABEL>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BRANCH	
IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		61 OF 121	
		SHEET	
		46 OF 76	







SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Battery Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE		
	69 OF 121		
	SHEET		
	48 OF 76		





MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
DC-In & G3H Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	70 OF 121
		SHEET	49 OF 76








SYNC MASTER=J41 MLB PAGE 11111		SYNC DATE=04/09/2013	
CPU VR12.6 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 72 OF 121	
		SHEET 51 OF 76	



SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		73 OF 121	
SHEET		52 OF 76	




SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
LPDDR3 Supply			
	Apple Inc.		
	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	74 OF 121	
	SHEET	53 OF 76	



D

A




PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
*PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
*LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.


Keyboard Backlight Driver & Detection




Keyboard Backlight Connector



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE		DRAWING NUMBER	
LCD/KBD Backlight Driver		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		56 OF 76	





Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V SSD Switch

Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max

1.05V PCH HSIO Switch

Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

5V S0 Switch

Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

Power FETs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE


80 OF 121


SHEET

58 OF 76






SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Internal DisplayPort Connector		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	83 OF 121
		SHEET	60 OF 76



SYNC MASTER=CLEAN J43

SYNC DATE=11/13/2012

Left I/O (LIO) Connector

 Apple Inc.

DRAWING NUMBER<SCH_NUM>D

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE95 OF 121

SHEET61 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



8	7	6	5	4	3	2	1
Functional Test Points							
J3501: AirPort / BT Connector							
J6000: Fan Connector							
Misc Voltages & Control Signals							
J4800: IPD Flex Connector							
J7000: DC-In Connector							
J6404: Speaker Connector							
J6950: Battery Connector							
J8300: Internal DP Connector							
J6100: LPC+SPI Connector							
J1800: XDP Connector							
J7715: KB BKLt Connector							
J3700: SSD Connector							
J4002: Camera Connector							
NO_TEST Nets							
Unused nets with offpage							
Func Test / No Test							
Apple Inc.							
NOTICE OF PROPRIETARY PROPERTY:							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:							
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART							
IV ALL RIGHTS RESERVED							
Func Test / No Test							
104 OF 121							
64 OF 76							

8	7	6	5	4	3	2	1
Functional Test Points							
SD Card Aliases							
<div>J9500: LIO Connector</div> <div><div><div><div><div></div><div>TRUE</div><div>PP3V42_G3H</div><div>17</div><div>20</div><div>25</div><div>26</div><div>37</div><div>38</div><div>40</div><div>46</div><div>49</div><div>50</div></div><div></div><div>TRUE</div><div>PP3V3_S0</div><div>8</div><div>11</div><div>12</div><div>13</div><div>62</div><div>64</div><div>74</div></div><div></div><div>TRUE</div><div>PP1V5_S0SW_AUDIO</div><div>58</div><div>61</div></div><div></div><div>TRUE</div><div>SYS_ONEWIRE</div><div>37</div><div>61</div></div> <div></div> <div>TRUE</div> <div>SMC_BC_ACOK</div> <div>37</div> <div>38</div> <div>50</div> <div>61</div> <div></div> <div>TRUE</div> <div>USB_PWR_EN</div> <div>35</div> <div>59</div> <div>61</div> <div></div> <div>TRUE</div> <div>SMBUS_SMC_2_S3_SDA</div> <div>37</div> <div>40</div> <div>61</div> <div>73</div> <div></div> <div>TRUE</div> <div>SMBUS_SMC_2_S3_SCL</div> <div>37</div> <div>40</div> <div>61</div> <div>73</div> <div></div> <div>TRUE</div> <div>SPKRAMP_SHDN_L</div> <div>47</div> <div>61</div> <div><div><div><div><div></div><div>TRUE</div><div>FINSTACKSNS_ALERT_L</div><div>39</div><div>61</div></div><div></div><div>TRUE</div><div>SPKRAMP_INR_N</div><div>47</div><div>61</div><div>74</div></div><div></div><div>TRUE</div><div>SPKRAMP_INR_P</div><div>47</div><div>61</div><div>74</div></div><div></div><div>TRUE</div><div>USB_EXTB_N</div><div>14</div><div>61</div><div>68</div></div> <div></div> <div>TRUE</div> <div>USB_EXTB_P</div> <div>14</div> <div>61</div> <div>68</div> <div></div> <div>TRUE</div> <div>PP5V_S0_ALT_AUD_LDO_EN</div> <div>61</div> <div></div> <div>TRUE</div> <div>SMC_lid</div> <div>36</div> <div>37</div> <div>38</div> <div>61</div> <div>64</div> <div></div> <div>TRUE</div> <div>HDA_SDOUT</div> <div>12</div> <div>61</div> <div>69</div> <div></div> <div>TRUE</div> <div>HDA_BIT_CLK</div> <div>12</div> <div>61</div> <div>69</div> <div></div> <div>TRUE</div> <div>HDA_SDIN0</div> <div>12</div> <div>61</div> <div>69</div> <div></div> <div>TRUE</div> <div>XDP_USB_EXTB_OC_L</div> <div>14</div> <div>16</div> <div>61</div> <div></div> <div>TRUE</div> <div>HDA_RST_L</div> <div>12</div> <div>61</div> <div>69</div> <div></div> <div>TRUE</div> <div>HDA_SYNC</div> <div>12</div> <div>61</div> <div>69</div> <div></div> <div>TRUE</div> <div>USB3_EXTB_D2R_RC_P</div> <div>61</div> <div>65</div> <div>68</div> <div></div> <div>TRUE</div> <div>USB3_EXTB_D2R_RC_N</div> <div>61</div> <div>65</div> <div>68</div> <div></div> <div>TRUE</div> <div>USB3_EXTB_R2D_P</div> <div>61</div> <div>65</div> <div>68</div> <div></div> <div>TRUE</div> <div>USB3_EXTB_R2D_N</div> <div>61</div> <div>65</div> <div>68</div> <div></div> <div>TRUE</div> <div>AUD_PWR_EN</div> <div>13</div> <div>59</div> <div>61</div> <div><div><div>MAKE_BASE</div><div>TRUE</div><div>USB3_SD_D2R_P</div><div>14</div><div>34</div><div>65</div><div>68</div></div><div><div>TRUE</div><div>USB3_SD_D2R_N</div><div>14</div><div>34</div><div>65</div><div>68</div></div><div><div>TRUE</div><div>USB3_SD_R2D_C_P</div><div>14</div><div>34</div><div>65</div><div>68</div></div><div><div>TRUE</div><div>USB3_SD_R2D_C_N</div><div>14</div><div>34</div><div>65</div><div>68</div></div><div><div>PP3V3_S0SW_SD</div><div>PP3V3_S0SW_SD</div><div>15</div><div>34</div><div>37</div><div>39</div><div>65</div></div><div><div>(MAKE_BASE=TRUE on page 45)</div></div></div> <div><div>(Need to add 5 GND TPs)</div></div>							
Bead Probes							
<div><div><div><div><div></div><div>68</div><div>61</div><div>14</div></div><div><div>USB3_EXTB_D2R_N</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA511</div></div></div><div><div><div><div></div><div>68</div><div>61</div><div>14</div></div><div><div>USB3_EXTB_D2R_P</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA510</div></div></div><div><div><div><div></div><div>68</div><div>65</div><div>61</div></div><div><div>USB3_EXTB_D2R_RC_N</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA520</div></div></div><div><div><div><div></div><div>68</div><div>65</div><div>61</div></div><div><div>USB3_EXTB_D2R_RC_P</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA521</div></div></div><div><div><div><div></div><div>68</div><div>61</div><div>14</div></div><div><div>USB3_EXTB_R2D_C_N</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA513</div></div></div><div><div><div><div></div><div>68</div><div>61</div><div>14</div></div><div><div>USB3_EXTB_R2D_C_P</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA512</div></div></div><div><div><div><div></div><div>68</div><div>65</div><div>61</div></div><div><div>USB3_EXTB_R2D_N</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA523</div></div></div><div><div><div><div></div><div>68</div><div>65</div><div>61</div></div><div><div>USB3_EXTB_R2D_P</div><div>1</div><div>TP</div></div><div><div>BEAD-PROBE</div><div>BPA522</div></div></div></div></div></div></div></div></div></div></div></div>							
<div><div><div><div><div></div><div>8</div><div>7</div><div>6</div><div>5</div><div>4</div><div>3</div><div>2</div><div>1</div></div><div><div>Project FCT/NC/Aliases</div><div><div><div><div><div></div><div>Apple Inc.</div></div><div><div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div></div></div><div><div><div><div><div>DRAWING NUMBER</div><div><SCH_NUM></div></div><div><div>REVISION</div><div><E4LABEL></div></div><div><div>BRANCH</div><div><BRANCH></div></div><div><div>PAGE</div><div>105 OF 121</div></div><div><div>SHEET</div><div>65 OF 76</div></div></div></div></div></div></div></div></div></div></div>							
8	7	6	5	4	3	2	1

TRUE

USB_PWR_EN

35

59

61

TRUE

SMBUS_SMC_2_S3_SDA

37

40

61

73

TRUE

SMBUS_SMC_2_S3_SCL

37

40

61

73

TRUE

SPKRAMP_SHDN_L

47

61

TRUE

FINSTACKSNS_ALERT_L

39

61

TRUE

SPKRAMP_INR_N

47

61

74

TRUE

SPKRAMP_INR_P

47

61

74

TRUE

USB_EXTB_N

14

61

68

TRUE

USB_EXTB_P

14

61

68

TRUE

PP5V_S0_ALT_AUD_LDO_EN

61

TRUE

SMC_lid

36

37

38

61

64

TRUE

HDA_SDOUT

12

61

69

TRUE

HDA_BIT_CLK

12

61

69

TRUE

HDA_SDIN0

12

61

69

TRUE

XDP_USB_EXTB_OC_L

14

16

61

TRUE

HDA_RST_L

12

61

69

TRUE

HDA_SYNC

12

61

69

TRUE

USB3_EXTB_D2R_RC_P

61

65

68

TRUE

USB3_EXTB_D2R_RC_N

61

65

68

TRUE

USB3_EXTB_R2D_P

61

65

68

TRUE

USB3_EXTB_R2D_N

61

65

68

TRUE

AUD_PWR_EN

13

59

61

68

65

34

14

USB3_SD_D2R_P

==

TRUE

USB3_SD_D2R_P

14

34

65

68

68

65

34

14

USB3_SD_D2R_N

==

TRUE

USB3_SD_D2R_N

14

34

65

68

68

65

34

14

USB3_SD_R2D_C_P

==

TRUE

USB3_SD_R2D_C_P

14

34

65

68

68

65

34

14

USB3_SD_R2D_C_N

==

TRUE

USB3_SD_R2D_C_N

14

34

65

68

65

39

37

34

15

PP3V3_S0SW_SD

==

PP3V3_S0SW_SD

15

34

37

39

65

(MAKE_BASE=TRUE on page 45)

(Need to add 5 GND TPs)

8

7

6

5

4

3

2

1

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM		MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
110 OF 121

SHEET
66 OF 76

SYNC MASTER=CONSTRAINTS

SYNC DATE=10/24/2012

8	7	6	5	4	3	2	1																																																																																																								
CPU Signal Constraints																																																																																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>CPU_45S</td><td>*</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_27P4S</td><td>*</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>0.100 MM</td><td>0.100 MM</td></tr></table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD	CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM																																																																																
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																								
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD																																																																																																								
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM																																																																																																								
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_AGTL</td><td>TOP,BOTTOM</td><td>=2x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_AGTL</td><td>*</td><td>=STANDARD</td><td>?</td></tr></table> <div>Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved</div>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?	CPU_AGTL	*	=STANDARD	?																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?																																																																																																												
CPU_AGTL	*	=STANDARD	?																																																																																																												
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_8MIL</td><td>*</td><td>*</td><td>CPU_8MIL_2ANY</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_ITP</td><td>*</td><td>*</td><td>CPU_ITP_2ANY</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_COMP</td><td>CPU_COMP</td><td>*</td><td>CPU_COMP_2SELF</td></tr><tr><td>CPU_COMP</td><td>*</td><td>*</td><td>CPU_COMP_2OTHER</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE</td><td>*</td><td>CPU_VCCSENSE_2SELF</td></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>*</td><td>CPU_VCCSENSE_2OTHER</td></tr></table>								NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_8MIL	*	*	CPU_8MIL_2ANY	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_ITP	*	*	CPU_ITP_2ANY	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF	CPU_COMP	*	*	CPU_COMP_2OTHER	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF	CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER																																																																
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CPU_8MIL	*	*	CPU_8MIL_2ANY																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CPU_ITP	*	*	CPU_ITP_2ANY																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF																																																																																																												
CPU_COMP	*	*	CPU_COMP_2OTHER																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF																																																																																																												
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER																																																																																																												
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_8MIL_2ANY</td><td>*</td><td>8 MIL</td><td>?</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_ITP_2ANY</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_COMP_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_COMP_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_VCCSENSE_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_VCCSENSE_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_VCCSENSE_2SELF</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_VCCSENSE_2OTHER</td><td>*</td><td>=6x_DIELECTRIC</td><td>?</td></tr></table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_8MIL_2ANY	*	8 MIL	?	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_ITP_2ANY	*	=4x_DIELECTRIC	?	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?	CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_8MIL_2ANY	*	8 MIL	?																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																												
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																												
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																												
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?																																																																																																												
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?																																																																																																												
PCI-Express Interface Constraints																																																																																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>PCIE_80D</td><td>*</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td></tr><tr><td>CLK_PCIE_80D</td><td>*</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td></tr></table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF																																																																																
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																								
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF																																																																																																								
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF																																																																																																								
PCIe Clock Spacing																																																																																																															
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_PCIE</td><td>CLK_PCIE</td><td>*</td><td>CLK_PCIE_2SELF</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>*</td><td>CLK_PCIE_2OTHER</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_PCIE_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_PCIE_2SELF</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE_2OTHER</td><td>*</td><td>=6x_DIELECTRIC</td><td>?</td></tr></table>								NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF	CLK_PCIE	*	*	CLK_PCIE_2OTHER	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?	CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?																																																																				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF																																																																																																												
CLK_PCIE	*	*	CLK_PCIE_2OTHER																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																												
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?																																																																																																												
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?																																																																																																												
CPU PCIe Spacing																																																																																																															
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_CPU_TX</td><td>PCIE_CPU_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_CPU_RX</td><td>PCIE_CPU_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_CPU_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_CPU_RX</td><td>*_CPU_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_CPU_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_CPU_RX</td><td>*_CPU_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_CPU_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_PCH_TX</td><td>PCIE_PCH_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_PCH_RX</td><td>PCIE_PCH_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_PCH_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table>								NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX	PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX	PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX	PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX	PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX	PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX	PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS	PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS	PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS	PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS	PCIE_CPU_TX	*	*	PCIE_2OTHER	PCIE_CPU_RX	*	*	PCIE_2OTHER	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX	PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX	PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX	PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX	PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*	*	PCIE_2OTHER	PCIE_PCH_RX	*	*	PCIE_2OTHER
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX																																																																																																												
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX																																																																																																												
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX																																																																																																												
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX																																																																																																												
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX																																																																																																												
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX																																																																																																												
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_CPU_TX	*	*	PCIE_2OTHER																																																																																																												
PCIE_CPU_RX	*	*	PCIE_2OTHER																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX																																																																																																												
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX																																																																																																												
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX																																																																																																												
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX																																																																																																												
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX																																																																																																												
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX																																																																																																												
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*	*	PCIE_2OTHER																																																																																																												
PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																												
PCH PCIe Spacing																																																																																																															
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_PCH_TX</td><td>PCIE_PCH_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_PCH_RX</td><td>PCIE_PCH_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_PCH_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_PCH_TX</td><td>PCIE_PCH_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_PCH_RX</td><td>PCIE_PCH_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_PCH_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table>								NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX	PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX	PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX	PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX	PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*	*	PCIE_2OTHER	PCIE_PCH_RX	*	*	PCIE_2OTHER	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX	PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX	PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX	PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX	PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*	*	PCIE_2OTHER	PCIE_PCH_RX	*	*	PCIE_2OTHER
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX																																																																																																												
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX																																																																																																												
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX																																																																																																												
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX																																																																																																												
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX																																																																																																												
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX																																																																																																												
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*	*	PCIE_2OTHER																																																																																																												
PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																												
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																												
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX																																																																																																												
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX																																																																																																												
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX																																																																																																												
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX																																																																																																												
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX																																																																																																												
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX																																																																																																												
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS																																																																																																												
PCIE_PCH_TX	*	*	PCIE_2OTHER																																																																																																												
PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																												
SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.																																																																																																															
8	7	6	5	4	3	2	1																																																																																																								

CPU Net Properties				
ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CPU_PECI	CPU_45S	CPU_COMP	CPU_PECI	6 38
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	
	CPU_45S	CPU_ITP	XDP DBRESET L	16 17
	CPU_45S	CPU_ITP	XDP CPU PRDY L	6 16 64
	CPU_45S	CPU_ITP	XDP CPU PREQ L	6 16 64
	CPU_27P4S	CPU_COMP	EDP_COMP	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
CPU_CATERR_L	CPU_45S	CPU_ITP	CPU_CFG<11..0>	6 16 64
	CPU_45S	CPU_AGTL	CPU_CATERR_L	6 37
	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 37 38 51
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6
PM_THRMTRIP_L	CPU_45S	CPU_RMTL	PM_THRMTRIP_L	15 38
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	
DPLL_REF_CLKP	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	
DPLL_REF_CLKN	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16 64
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16 64
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16 64
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16 64
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPUPCH_TRST_L	6 12 16 64
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<1..0>	6 16
	CPU_45S	CPU_ITP	XDP_BPM_L<7..2>	6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	
	CPU_45S	CPU_ITP	CPU_CFG<15..12>	6 16
(FSB_CPURST_L)	CPU_45S	CPU_ITP	XDP_CPURST_L	16
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	8 51
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	9 51
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L	8 51
CPU_SVIDSClk	CPU_45S	CPU_COMP	CPU_VIDSClk	8 51
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	8 51
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<3..0>	12 30
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<3..0>	30 64
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<3..0>	30 64
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<3..0>	
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<3..0>	
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<3..0>	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 30 64
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_N<3..0>	25
	DP_80D	DP_TX	DP_TBTSNK0_ML_C_P<3..0>	5 25
	DP_80D	DP_TX	DP_TBTSNK0_ML_C_N<3..0>	5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_N	25
	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_P	13 25
	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_N	13 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_N<3..0>	25
	DP_80D	DP_TX	DP_TBTSNK1_ML_C_P<3..0>	5 18 25
	DP_80D	DP_TX	DP_TBTSNK1_ML_C_N<3..0>	5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_N	25
	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_P	13 18 25
	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_N	13 18 25
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	60 64
	DP_80D	DP_TX	DP_INT_ML_C_P<3..0>	5 60 64
	DP_80D	DP_TX	DP_INT_ML_C_N<3..0>	5 60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_P	5 60
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_N	5 60
	DP_80D	DP_AUX	DP_INT_AUXCH_P	
	DP_80D	DP_AUX	DP_INT_AUXCH_N	

PCie SSD

DP

SYNC_MASTER=CONSTRAINTS

SYNC_DATE=09/25/2012

PAGE TITLE

CPU Constraints

Apple Inc.

DRAWING NUMBER<SCH_NUM>SIZE D

REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE111 OF 121

SHEET67 OF 76

Note: DisplayPort tables are on Page 113

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS	USB3_2OTHER	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
	USB_BT	USB_80D	USB	USB_BT_P
	USB_BT	USB_80D	USB	USB_BT_N
		USB_80D	USB	USB_BT_CONN_P
		USB_80D	USB	USB_BT_CONN_N
		USB_80D	USB	USB_BT_WAKE_P
		USB_80D	USB	USB_BT_WAKE_N
	USR_TP4D	USB_80D	USB	USB_TP4D_P
	USR_TP4D	USB_80D	USB	USB_TP4D_N
		USB_80D	USB	USB_TP4D_CONN_P
		USB_80D	USB	USB_TP4D_CONN_N
		USB_80D	USB	TP4D_SPI_MOSI_USB_P
		USB_80D	USB	TP4D_SPI_MISO_USB_N
	USR_TP4D_M	USB_80D	USB	USB_TP4D_M_P
	USR_TP4D_M	USB_80D	USB	USB_TP4D_M_N
	USR_SDCARD	USB_80D	USB	USB_SDCARD_P
	USR_SDCARD	USB_80D	USB	USB_SDCARD_N
	SPI_45S	SPI		TP4D_SPI_MOSI
	SPI_45S	SPI		TP4D_SPI_MISO
	SPI_45S	SPI		TP4D_SPI_CLK
	USB_EXT4	USB_80D	USB	USB_EXT4_P
	USB_EXT4	USB_80D	USB	USB_EXT4_N
		UART_45S	UART	SMC_DEBUGPRT_TX_L
		UART_45S	UART	SMC_DEBUGPRT_RX_L
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_P
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_N
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_F_P
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_F_N
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_P
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_N
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_P
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_N
		USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_F_P
		USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_F_N
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_F_P
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_F_N
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_C_P
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_C_N
	USB_EXTB	USB_80D	USB	USB_EXTB_P
	USB_EXTB	USB_80D	USB	USB_EXTB_N
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_P
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_N
		USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_P
		USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_N
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N
		USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_P
		USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_N
	USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_P
	USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_N
	USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_P
	USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_N
		USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
		USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N
		USB_80D	USB3_PCH_TX	USB3_SD_R2D_P
		USB_80D	USB3_PCH_TX	USB3_SD_R2D_N
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_N
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_N
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_N
		CPU_45S	CLK_PCTE	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 112 OF 121	
		SHEET 68 OF 76	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
















SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_45S	LPC	LPC AD<3..0>
	LPC_FRAME_L	LPC_45S	LPC	LPC FRAME_L
		LPC_45S	LPC	LPCPLUS RESET_L
	LPC_CLK33M	CLK LPC_45S	CLK LPC	LPC CLK24M_SMC
		CLK LPC_45S	CLK LPC	LPC CLK24M_SMC R
	LPC_CLK33M	CLK LPC_45S	CLK LPC	LPC CLK24M_LPCPLUS
		CLK LPC_45S	CLK LPC	LPC CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMR_45S_R_50S	SMR	SMBUS PCH CLK
	SMBUS_PCH_DATA	SMR_45S_R_50S	SMR	SMBUS PCH DATA
	SMBUS_PCH_0_CLK	SMR_45S_R_50S	SMR	SML PCH_0_CLK
	SMBUS_PCH_0_DATA	SMR_45S_R_50S	SMR	SML PCH_0_DATA
	SMBUS_SMC_1_S0_SCL	SMR_45S_R_50S	SMR	SMBUS SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMR_45S_R_50S	SMR	SMBUS SMC_1_S0_SDA
	HDA_BIT_CLK	HDA_45S	HDA	HDA BIT_CLK
		HDA_45S	HDA	HDA BIT_CLK_R
	HDA_SYNC	HDA_45S	HDA	HDA SYNC
		HDA_45S	HDA	HDA SYNC_R
	HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L
		HDA_45S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_45S	HDA	HDA_SDIN0
	HDA_SDOOUT	HDA_45S	HDA	HDA_SDOOUT
		HDA_45S	HDA	HDA_SDOOUT_R
	PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM CLK32K_SUSCLK_R
		CLK_SLOW_45S	CLK_SLOW	SMC CLK32K
	SPI_CLK	SPT_45S	SPT	SPI_CLK_R
		SPT_45S	SPT	SPI_CLK
	SPI_MOSI	SPT_45S	SPT	SPI_MOSI_R
		SPT_45S	SPT	SPI_MOSI
	SPI_MISO	SPT_45S	SPT	SPI_MISO
		SPT_45S	SPT	SPI_MISO_R
	SPI_CS0	SPT_45S	SPT	SPI_CS0_R_L
		SPT_45S	SPT	SPI_CS0_L
		SPT_45S	SPT	SPI_SMC_CLK
		SPT_45S	SPT	SPI_SMC_MOSI
		SPT_45S	SPT	SPI_SMC_MISO
		SPT_45S	SPT	SPI_SMC_CS_L
		SPT_45S	SPT	SPI_MLB_CLK
		SPT_45S	SPT	SPI_MLB_MOSI
		SPT_45S	SPT	SPI_MLB_MISO
		SPT_45S	SPT	SPI_MLB_CS_L
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_P
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE AP_R2D_C_N
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP_D2R_P
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP_D2R_N
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_AP_P
	PCIE_CLK100M_AP	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_AP_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_P<3..0>
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_N<3..0>
		PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_C_P<3..0>
		PCIE_80D	PCIE_PCH_TX	PCIE TBT_R2D_C_N<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_N<3..0>
		PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_C_P<3..0>
		PCIE_80D	PCIE_PCH_RX	PCIE TBT_D2R_C_N<3..0>
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_TBT_P
	PCIE_CLK100M_TBT	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_TBT_N
		CLK PCIE_80D	CLK PCIE	PEG CLK100M_P
		CLK PCIE_80D	CLK PCIE	PEG CLK100M_N
	XDP_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI
	XDP_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO
	XDP_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS
	XDP_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE CAMERA_R2D_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_N
		PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_C_P
		PCIE_80D	PCIE_PCH_RX	PCIE CAMERA_D2R_C_N
	PCIE_CLK100M_CAM	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_P
	PCIE_CLK100M_CAM	CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_N
		CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_C_P
		CLK PCIE_80D	CLK PCIE	PCIE CLK100M_CAMERA_C_N

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTCX1	
	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
		CLK_25M_45S	CLK_25M	CLK25M_CAM XTALP R	31 32
		CLK_25M_45S	CLK_25M	CLK25M_CAM XTALP	32
		CLK_25M_45S	CLK_25M	CLK25M_CAM XTALN	32
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 26
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT R	26
	SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M X1	17
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M X2	17
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M X2 R	17
		CLK_25M_45S	CLK_25M	SDCLK_CLK25M X2	34
		CLK_25M_45S	CLK_25M	SDCLK_CLK25M X2 R	34 76
		CLK_25M_45S	CLK_25M	SDSCLK_CLK25M X1	34

SYNC MASTER=J41 MLB		SYNC DATE=12/14/2012	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		113 OF 121	
		SHEET	
		69 OF 76	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_QS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_QS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_QS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_QS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_QS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_QS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_QS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_QS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_QS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_QS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_QS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_QS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_QS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_QS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_QS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_QS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_QS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER

MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS_L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 63
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	7 20 24 63
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 63
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 63
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 63
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 63
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 63
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 63
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 63
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 63
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 63
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS_L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 63
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	7 22 24 63
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 23 24 63
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 63
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 63
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 63
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 63
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 23 63
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 63
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 63
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 23 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 23 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 63
		MEM_PWR	PP1V2_S3	17 19 20 21 22 23 42
		MEM_PWR	PP0V6_S3 MEM VREFCA A	18 19 20 21
		MEM_PWR	PP0V6_S3 MEM VREFDO A	18 19 20 21
		MEM_PWR	PP0V6_S3 MEM VREFCA B	18 19 22 23
		MEM_PWR	PP0V6_S3 MEM VREFDO B	18 19 22 23

SYNC_MASTER=CONSTRAINTS

SYNC_DATE=09/25/2012

PAGE TITLE

Memory Constraints



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

114 OF 121

SHEET

70 OF 76

WWW.AliSaler.Com

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_2OTHERHS	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS				
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_TX	*	*	TBTDP_2OTHER				
TBTDP_RX	*	*	TBTDP_2OTHER				









SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_TX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties


ELECTRICAL_CONSTRAINT_SET		NET TYPE			
		PHYSICAL	SPACING		
	TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C P<1..0>	28
	TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C N<1..0>	28
		TBTDP_80D	TBTDP_TX	TBT A R2D P<1..0>	28
		TBTDP_80D	TBTDP_TX	TBT A R2D N<1..0>	28
	DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	28
	DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	28
	DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	28
	DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	28
		DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
		DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
		DP_80D	DP_TX	DP A LSX ML P<1>	28
		DP_80D	DP_TX	DP A LSX ML N<1>	28
		TBTDP_80D	TBTDP_RX	TBT A D2R C P<1..0>	28
		TBTDP_80D	TBTDP_RX	TBT A D2R C N<1..0>	28
	TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R P<1>	28
	TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R N<1>	28
	TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R P<0>	28
	TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R N<0>	28
	TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	28
	TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	28
		DP_80D	DP_AUX	DP TBTPA AUXCH P	28
		DP_80D	DP_AUX	DP TBTPA AUXCH N	28
		DP_80D	DP_AUX	DP A AUXCH DDC P	28
		DP_80D	DP_AUX	DP A AUXCH DDC N	28
		TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC P	28
		TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC N	28
	TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C P<1..0>	64
	TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C N<1..0>	64
		TBTDP_80D	TBTDP_TX	TBT B R2D P<1..0>	64
		TBTDP_80D	TBTDP_TX	TBT B R2D N<1..0>	64
	DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	64
	DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	64
		DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	64
		DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	64
		DP_80D	DP_TX	DP B LSX ML P<1>	64
		DP_80D	DP_TX	DP B LSX ML N<1>	64
		TBTDP_80D	TBTDP_RX	TBT B D2R C P<1..0>	64
		TBTDP_80D	TBTDP_RX	TBT B D2R C N<1..0>	64
	TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R P<1..0>	64
	TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R N<1..0>	64
	TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	28
	TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	28
		DP_80D	DP_AUX	DP TBTPB AUXCH P	28
		DP_80D	DP_AUX	DP TBTPB AUXCH N	28
		DP_80D	DP_AUX	DP B AUXCH DDC P	28
		DP_80D	DP_AUX	DP B AUXCH DDC N	28
		TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC P	28
		TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC N	28

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_80D	DP_TX	DP_TBTSRC ML C P<3...0>
		DP_80D	DP_TX	DP_TBTSRC ML C N<3...0>
		DP_80D	DP_AUX	DP_TBTSRC AUXCH C P
		DP_80D	DP_AUX	DP_TBTSRC AUXCH C N
	TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
	TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
	TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
	TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
PAGE TITLE		PAGE NUMBER	
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. NOT TO REPRODUCE OR COPY IT II. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART III. ALL RIGHTS RESERVED		<BRANCH>	
		PAGE 115 OF 121	
		SHEET 71 OF 76	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 31 32
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 31 32
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 32 64
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 32 64
		S2_MEM_PWR	PP1V35_CAM 31 32
		S2_MEM_PWR	PP0V675_CAM_VREF 31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ 32

SYNC MASTER=J41 MLB		SYNC DATE=01/30/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	116 OF 121
		SHEET	72 OF 76



D

D

C

C

B

B

A


A

SYNC_MASTER=CONSTRAINTS

SYNC_DATE=09/25/2012

PAGE TITLE

SMC Constraints

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

117 OF 121

SHEET

73 OF 76



WWW.AliSaler.Com



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties


ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
R114	SDDATA	SD_45SE	SDCONN DATA<0..3>	33 34
R115	SDCLK	SD_45SE	SDCONN CLK	33 34
R116		SD_45SE	SDCONN WP	33 34
R117		SD_45SE	SDCONN CMD	33 34
R118		SD_45SE	SDCONN DETECT L	33 34
R119		SD_45SE	SPI SD SPI CLK	34
R120		SD_45SE	SPI SD SPI CS L	34
R121		SD_45SE	SPI SD SPI MOSI	34
R122		SD_45SE	SPI SD SPI MISO	34
R123		CLK_25M_45S	SDCLK CLK 25M X1	
R124		CLK_25M_45S	SDCLK CLK25M X2 R	34 69

SYNC MASTER=CONSTRAINTS

SYNC DATE=09/25/2012

PAGE TITLE

Project Specific Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

119 OF 121

SHEET

75 OF 76

