

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-8871	SIZE	D
REVISION	2.5.0	BRANCH	
PAGE	3 OF 109	SHEET	3 OF 74

K78 BOM GROUPS

BOM GROUP	BOM OPTIONS
K78_COMMON	ALTERNATE,COMMON,K78_MISC,K78_DEBUG:ENG,K78_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP
K78_MISC	PCH:B3,CPUMEM_S0,HUB1_2NONREM,HUB2_2NONREM,T29:YES,SDRVI2C:MCU,SDRV_PD,KB_BL
K78_PROGPARTS	BOOTROM_PROG,SMC_PROG,T29ROM:PROG,T29MCU:PROG
K78_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,XDP_CPU:BMW,XDP_PCH,LPCPLUS,VREFMGRN,S9GOOD_ISL_E3,S0_LED,VCCIOISNS_ENG,AIRPORTISNS_ENG,HDDISNS_ENG,LCD8KLTISNS_ENG
K78_DEVEL:PVT	LPCPLUS,XDP_CONN,XDP_PCH
K78_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K78_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGRN_NOT
K78_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGRN_NOT,LPCPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCD8KLTISNS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
3350550	1	EEPROM,32KBIT,2XIQFN	U3690	CRITICAL	T29ROM:BLANK
341T0354	1	IC,T29-ROM,K78	U3690	CRITICAL	T29ROM:PROG
33703997	1	IC,MCU,32B,LPCL112A,16GB/2GB,WPQFN25	U9330	CRITICAL	T29MCU:BLANK
341T0355	1	IC,T29-MCU,K78	U9330	CRITICAL	T29MCU:PROG
33808095	1	IC,DMC,RENESAS,88S/2117BP,9MM,TLP,BF	U4900	CRITICAL	DMC:BLANK
341T0350	1	IC,DMC,K78	U4900	CRITICAL	DMC:PROG
3350809	1	64 MBIT SPI SERIAL DSD: I/O FLASH,BA520-8	U6100	CRITICAL	BOOTROM:BLANK
33508003	1	64 MBIT SPI SERIAL DSD: I/O FLASH,BA520-8	U6100	CRITICAL	BOOTROM:PROG
341T0349	1	IC.SPI: ROM,K21 K78	U6100	CRITICAL	BOOTROM:BLANK

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37600855	37600613		ALL	Diodes alt to Toshiba
37600977	37600859		ALL	Diodes alt to Toshiba
37600972	37600612		ALL	Resist alt to Toshiba
37700107	37700066		ALL	Onsemi alt to Samsat
13800676	13800691		ALL	Murata alt to Samsung
37100679	37100652		ALL	NXP alt to NXP
13800671	13800673		ALL	Taiyo alt to Murata
13800679	13800678		ALL	Murata/Samsung alt to Taiyo
35303312	35303055		ALL	NXP ALT TO PERICOM
10400035	10400011		ALL	Panasonic alt to Cytect
15201085	15201307		ALL	Toko alt to Cytect
15201462	15201295		ALL	Toko alt to NEC Inductor
12800333	12800294		ALL	Sanyo alt to Sanyo/Fredrick
33704092	33704300		ALL	EARLY 1.5GHE CPU SAMPLES
33704093	33704301		ALL	EARLY 1.4GHE CPU SAMPLES
37600874	37600895		ALL	FDMD0202S alt to RJX030502S
37601018	37600617		ALL	FDMD0349 alt to RJX030502S
37600826	37600917		ALL	RJX033202P alt to FDMG0355
514-0744	998-3941		ALL	sDP connector alt

DRAM CFG CHART

	VENDOR	CFG 1	CFG 0
	HYNIX	0	0
	SAMSUNG	1	0
	MICRON	0	1
	ELPIDA	1	1


SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1


Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4101	1	SNB,QAM1,QS,J1.1.6.17W,2+2.1.1.4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
337S4100	1	SNB,QAM2,QS,J1.1.6.17W,2+2.1.1.1.4M,BGA	U1000	CRITICAL	CPU:1.55GHZ
337S4099	1	SNB,QAM3,QS,J1.1.4.17W,2+2.1.05.3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
337S4098	1	SNB,QALV,QS,J1.1.3.17W,2+2.1.05.3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
337S4080	1	COOQAR POINT,SLHAG,PRQ,RD82Q867	U1800	CRITICAL	PCB:R2
337S4091	1	COOQAR POINT,B3,SLJ4K,PRQ,RD82Q867	U1800	CRITICAL	PCB:R3
338S0976	1	IC,T29,PCBGA,PRQ 8x3MM	U3600	CRITICAL	T29:YES


333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V66A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V66A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V66A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V66A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	
353S2929	1	IC,ISL6259,BATCHCHARGER,34,4C4MM,QFN28	U7000	CRITICAL	


8	7	6	5	4	3	2	1
Functional Test Points							
D	J4001: AirPort / BT Connector		J5600: Fan Connector				
	FUNC_TEST		FUNC_TEST				
	PP3V3 WLAN F (Need 6 TPs)		=PP5V_S0_FAN				
	WIFI_EVENT_L		FAN_RT_TACH				
	PCIE AP R2D N		FAN_RT_PWM				
	PCIE AP R2D P		(Need to add 1 GND TP)				
	PCIE CLK100M AP N		J5700: IPD Flex Connector				
	PCIE CLK100M AP P		FUNC_TEST				
	USB_BT_P		SMC PME_S4_WAKE_L				
	USB_BT_N		PP5V_TPAD_FILT				
C	J4501: SATA SSD Connector		J5700: IPD Flex Connector				
	FUNC_TEST		FUNC_TEST				
	PP3V3_S0_HDD_R (Need 5 TPs)		=PP3V42_G3H_TPAD				
	SATA_HDD_D2R_C_P		PP3V3_TPAD_CONN				
	SATA_HDD_D2R_C_N		USB_TPAD_CONN_P				
	SATA_HDD_R2D_N		USB_TPAD_CONN_N				
	SATA_HDD_R2D_P		=I2C_TPAD_SDA				
	SMC_HDD_OOB_TEMP_CONN		=I2C_TPAD_SCL				
	SMC_HDD_TEMP_CTL_CONN		SMC_ONOFF_L				
	(Need to add 6 GND TPs)		SMC_LID				
B	J4700: LIO Connector		J5700: IPD Flex Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V42_G3H_ONEWIRE		SMC_TPAD_RST_L				
	=PP3V3_S0_AUDIO		(Need to add 5 GND TPs)				
	=PP3V3R1V5_S0_AUDIO		J6900: DC-In Connector				
	SYS_ONEWIRE		FUNC_TEST				
	SMC_BC_AOK		=PP18V5_DCIN_CONN				
	=USB_PWR_EN		=PP5V_S3_LIO_CONN				
	(Need to add 5 GND TPs)		(Need to add 5 GND TPs)				
	=I2C_LIO_SDA		J6903: Speaker Connector				
A	J5715: KB BKLT Connector		J6903: Speaker Connector				
	FUNC_TEST		FUNC_TEST				
	KBDLED_FB		SPKRAMP_R_P_OUT				
	KBDLED_ANODE		SPKRAMP_R_N_OUT				
	(Need to add 2 GND TPs)		(Need to add 3 GND TPs)				
	J6955: HALL EFFECT Connector		J6950: Battery Connector				
	FUNC_TEST		FUNC_TEST				
	SMC_LID_R		PPVBAT_G3H_CONN				
	=PP3V42_G3H_HALL		=SMBUS_BATT_SCL				
	(Need to add 5 GND TPs)		=SMBUS_BATT_SDA				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				
	FUNC_TEST		FUNC_TEST				
	=PP3V3_S5_LPCPLUS		PPVOUT_SW_LCDBKLT				
	=PP5V_S0_LPCPLUS		PP3V3_SW_LCD				
	LPC_AD<3..0>		I2C_TCON_SDA_R				
	SPI_ALT_MOSI		LED_RETURN_6				
	SPI_ALT_MISO		LED_RETURN_5				
	LPC_FRAME_L		LED_RETURN_4				
	PM_CLKRUN_L		LED_RETURN_3				
	SMC_TMS		LED_RETURN_2				
	J5100: LPC+SPI Connector		J9000: Internal DP Connector				






















PAGE TITLE			PAGE TITLE		
CPU DECOUPLING-I			CPU DECOUPLING-I		
DRAWING NUMBER		051-8871	REVISION		2.5.0
BRANCH			PAGE		16 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			SHEET		14 OF 74
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					













PCH MISC		DRAWING NUMBER	051-8871	SIZE	D
Apple Inc.		REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 74		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					










NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



PCH MICRO2-XDP CONNECTOR
NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



SYNC MASTER=E21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
CPU & PCH XDP			
	Apple Inc.		DRAWING NUMBER 051-8871
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION 2.5.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 25 OF 109 SHEET 23 OF 74	




BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM1_0,HUB1_NONREM0_0	
HUB1_1NONREM		HUB1_NONREM1_0,HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1,HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1,HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0,HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0,HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1,HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1,HUB2_NONREM0_1	







NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable


BOM TABLE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33850720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
33850824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
33850923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE		USB HUBS	
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
		BRANCH	
		PAGE	26 OF 109
		SHEET	24 OF 74




FORM MASTER-021-018		FORM DATE: 11/16/2011	
PAGE TITLE			
Clock (CK505) and Chipset Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8871		D
	REVISION		
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		27 OF 109	
SHEET			
		25 OF 74	












A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL B		(0-31)	
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		31 OF 109	
SHEET		29 OF 74	



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNCH MASTER#K21.MLB		SYNCH DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B		(32-63)	
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8871	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		2.5.0	
		BRANCH	
		PAGE	
		32 OF 109	
		SHEET	
		30 OF 74	

D

C

B


A

D

C

B

A



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3303		VREFMARG_NOT
116S0004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3309		VREFMARG_NOT

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMARGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMARG - Stuffs VREF Margining Circuitry.
- VREFMARG_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4		
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNCHARTER-011.MCB
PAGE TITLE
SYNCHARTER-011.MCB
DATE:12/13/2015

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


DRAWING NUMBER
051-8871
REVISION
2.5.0
BRANCH
PAGE
33 OF 109
SHEET
31 OF 74


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2014	
PAGE TITLE			
DDR3 DRAM Channel B (32-63)			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 34 OF 109	
		SHEET 32 OF 74	



D

C

B

A



D

C

B

A


³⁴ 7 =PP1V05 T29_RTR
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



CRITICAL
OMIT_TABLE
U3600
EAGLE_RIDGE-192
FCBGA
(2 OF 2)

VCC



GND




=PP3V3 T29_RTR
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

=PP1V05 T29_RTR ^{7 34}
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
T29 Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		37 OF 109	
SHEET		34 OF 74	

Page Notes

Power aliases required by this page:

- PPVIN_SW_T29BST (8-13V Boost Input)
- PP18V_T29_REG (18V Boost Output)
- PP3V3_T29_P3V3T29FET (3.3V FET Input)
- PP3V3_T29_FET (3.3V FET Output)
- PP3V3_S0_T29PWRCTL
- PP1V05_T29_P1V05T29FET (1.05V FET Input)
- PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:

- T29_CLKREQ_L
- T29_RESET_L

BOM options provided by this page:

T29BST:Y - Stuffs 18V boost circuitry.

T29 18V Boost Regulator

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C

CRITICAL
T29BST:Y
Q3880
SI8409DB
RGA

CRITICAL
T29BST:Y
L3895
6.8UH-4.0A
PIMB062D-SM

CRITICAL
T29BST:Y
D3895
POWERDI-123
DFLS230L

D

D

C

C


B

B


A

A


Supervisor & CLKREQ# Isolation





3.3V T29 Switch




1.05V T29 Switch





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
T29 Power Support			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		38 OF 109	
SHEET		35 OF 74	





3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (RDP)


SYNC MASTER=X21 MLB		SYNC DATE=12/13/2010
PAGE TITLE		
X21 WIRELESS CONNECTOR		
 Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		40 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		36 OF 74
IV ALL RIGHTS RESERVED		





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
SATA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	45 OF 109
		SHEET	37 OF 74



SYMC MASTER-021 MEL		SYMC DATE=12/13/2016	
PAGE TITLE			
External USB Connectors			
	Apple Inc.	DRAWING NUMBER	051-8871
		SIZE	D
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
LIO CONNECTORS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8871		D
	REVISION		2.5.0
BRANCH		PAGE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		47 OF 109	
SHEET		39 OF 74	




D



B



Internal 20K pull-up on PM_BATLOW_L in PCH.

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
SMC Support			
	Apple Inc.		DRAWING NUMBER 051-8871
			SIZE D
		REVISION 2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		50 OF 109	
		SHEET 41 OF 74	

D




C



B

B



SYMC PARTNO=K11 MCB
PAGE TITLE
SYMC DATE=12/13/2015

SMBus Connections

Apple Inc.

DRAWING NUMBER
051-8871

REVISION
2.5.0


BRANCH

PAGE
52 OF 109


SHEET
43 OF 74

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter




GFX/IG Vcore Voltage Sense / Filter




SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE		Voltage & Load Side Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






T29 Die




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,0MD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,0MD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,0MD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,0MD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs


T29,MLB Bottom & Inlet Proximity Sensors



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
		REVISION	2.5.0
		BRANCH	
		PAGE	55 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	46 OF 74

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	47 OF 74

D

C

B

A


D

C

B


A

IPD Flex Connector




Keyboard Backlight Driver & Detection


To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.





Keyboard Backlight Connector





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP, CER, 0.22UF, 10V, 50V, X5R, 0603	C5756, C5755		KB_BL









SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
IPD / KBD Backlight		DRAWING NUMBER	SHEET
 Apple Inc.		051-8871	D
		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 74	
IV ALL RIGHTS RESERVED			





SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	61 OF 109
		SHEET	49 OF 74




SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 109
		SHEET	50 OF 74




SYMC MASTER-#21 MCB		SYMC DATE-11/11/2010	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZED
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		69 OF 109	
		SHEET	
		51 OF 74	




SYNC MASTER=K21 MLB		SYNC DATE=11/30/2010	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	051-8871
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	70 OF 109
		SHEET	52 OF 74






Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz

PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
	PAGE	73 OF 109	
	SHEET	55 OF 74	

D
C
B
A

D
C
B
A

CPU VCCIO (1.05V S0) Regulator



CPU VCCIO (1.05V) Power Supply	
Apple Inc.	DRAWING NUMBER 051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 2.5.0 BRANCH PAGE 76 OF 109 SHEET 58 OF 74

D

C

B

A


D

C

B


A

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO



1.05V S0 LDO



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	59 OF 74

D

C

B




A


D


C

B

A





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Power FETs			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	78 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	60 OF 74
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0

PAGE TITLE		SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
Power Control 1/ENABLE		DRAWING NUMBER		051-8871	
Apple Inc.		REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		79 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 74	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET			
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
Internal DisplayPort Connector			
	Apple Inc.	DRAWING NUMBER	051-8871
		D	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		BRANCH	
		PAGE	90 OF 109
		SHEET	62 OF 74





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9720, R9721, R9722		BKLT:ENG


10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K21 MLB

SYNC DATE=12/13/2010

PAGE TITLE

LCD Backlight Driver



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8871

SIZE

D

REVISION

2.5.0

BRANCH

PAGE

97 OF 109

SHEET

65 OF 74

WWW.AliSaler.Com

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU Signal Constraints				CPU Net Properties																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>CPU_50S</td><td>*</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_27P4S</td><td>*</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>7 MIL</td><td>7 MIL</td></tr><tr><td>CPU_XDP_BPM</td><td>TOP,BOTTOM</td><td>100 MIL</td><td>100 MIL</td><td>100 MIL</td><td>100 MIL</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_XDP_BPM</td><td>*</td><td>=CPU_50S</td><td>=CPU_50S</td><td>=CPU_50S</td><td>=CPU_50S</td><td>=CPU_50S</td><td>=CPU_50S</td></tr></table> <p>NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.</p> <p>NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.</p> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_AGTL</td><td>*</td><td>=STANDARD</td><td>?</td></tr><tr><td>CPU_8MIL</td><td>*</td><td>8 MIL</td><td>?</td></tr><tr><td>CPU_COMP</td><td>*</td><td>20 MIL</td><td>?</td></tr><tr><td>CPU_ITP</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>25 MIL</td><td>?</td></tr></table> <p>Most CPU signals with impedance requirements are 50-ohm single-ended.</p> <p>Some signals require 27.4-ohm single-ended impedance.</p> <p>SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7</p> <p>PCI-Express</p> <table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>PCIE_85D</td><td>*</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td></tr><tr><td>CLK_PCIE_90D</td><td>*</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>20 MIL</td><td>?</td></tr></table> <p>SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7</p>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD	CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL	CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	=STANDARD	=STANDARD	CPU_XDP_BPM	*	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_AGTL	*	=STANDARD	?	CPU_8MIL	*	8 MIL	?	CPU_COMP	*	20 MIL	?	CPU_ITP	*	=2:1_SPACING	?	CPU_VCCSENSE	*	25 MIL	?	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCIE	*	=3X_DIELECTRIC	?	CLK_PCIE	*	20 MIL	?	<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">REV. TYPE</th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td>DMI_S2N</td><td>PCIE_85D</td><td>PCIE</td><td>DMI S2N P<3:0></td><td>9 17</td></tr><tr><td>DMI_S2N</td><td>PCIE_85D</td><td>PCIE</td><td>DMI S2N N<3:0></td><td>9 17</td></tr><tr><td>DMI_N2S</td><td>PCIE_85D</td><td>PCIE</td><td>DMI N2S P<3:0></td><td>9 17</td></tr><tr><td>DMI_N2S</td><td>PCIE_85D</td><td>PCIE</td><td>DMI N2S N<3:0></td><td>9 17</td></tr><tr><td>FDI_DATA</td><td>PCIE_85D</td><td>PCIE</td><td>FDI DATA P<7:0></td><td>9 17</td></tr><tr><td>FDI_DATA</td><td>PCIE_85D</td><td>PCIE</td><td>FDI DATA N<7:0></td><td>9 17</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>FDI FSYNC<1..0></td><td>9 17</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>FDI_LSYNC<1..0></td><td>9 17</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>FDI_INT</td><td>9 17</td></tr><tr><td>CPU_PECT</td><td>CPU_50S</td><td>PCIE</td><td>CPU PECT</td><td>10 19 40</td></tr><tr><td>PM_SYNC</td><td>CPU_50S</td><td>CPU_AGTL</td><td>PM SYNC</td><td>10 17</td></tr><tr><td>PM_MEM_PWRGD</td><td>CPU_50S</td><td>CPU_AGTL</td><td>PM MEM PWRGD</td><td>10 17 26</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP DBRESET L</td><td>10 23 25</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU PRDY L</td><td>10 23</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU PREO L</td><td>10 23</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>PM_EXT_TS L<0></td><td></td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>PM_EXT_TS L<1></td><td></td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU SM RCOMP<0></td><td>10</td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU SM RCOMP<1></td><td>10</td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU SM RCOMP<2></td><td>10</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_ITP</td><td>CPU_CFG<11..0></td><td>9 23</td></tr><tr><td>CPU_CATERR_L</td><td>CPU_50S</td><td>CPU_AGTL</td><td>CPU CATERR L</td><td>10</td></tr><tr><td></td><td>CPU_50S</td><td>CPU_AGTL</td><td>CPU VCCIO_SEL</td><td>12</td></tr><tr><td>CPU_PROCHOT_L</td><td>CPU_50S</td><td>CPU_AGTL</td><td>CPU PROCHOT L</td><td>10 41 56</td></tr><tr><td>CPU_PWRGD</td><td>CPU_50S</td><td>CPU_AGTL</td><td>CPU PWRGD</td><td>10 19 23</td></tr><tr><td>PM_THRMTRIP_L</td><td>CPU_50S</td><td>CPU_8MIL</td><td>PM THRMTRIP L</td><td>10 19</td></tr><tr><td>DMI_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>DMI CLK100M CPU_P</td><td>10 16</td></tr><tr><td>DMI_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>DMI CLK100M CPU_N</td><td>10 16</td></tr><tr><td>DPLL_REF_CLK120M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>DPLL REF CLKP</td><td>8 10</td></tr><tr><td>DPLL_REF_CLK120M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>DPLL REF CLKN</td><td>8 10</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>ITPCPU CLK100M_P</td><td>10 16</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>ITPCPU CLK100M_N</td><td>10 16</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>ITPXDP CLK100M_P</td><td>16 23</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>ITPXDP CLK100M_N</td><td>16 23</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>XDP CPU CLK100M_P</td><td>23</td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_90D</td><td>CLK_PCIE</td><td>XDP CPU CLK100M_N</td><td>23</td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_COMP</td><td>EDP_COMP</td><td>9</td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU_PEG_COMP</td><td>9</td></tr><tr><td>XDP_TDI</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU TDI</td><td>10 23</td></tr><tr><td>XDP_TDO</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU TDO</td><td>10 23</td></tr><tr><td>XDP_TMS</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU TMS</td><td>10 23</td></tr><tr><td>XDP_TCK</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU TCK</td><td>10 23</td></tr><tr><td>XDP_TRST_L</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPU TRST L</td><td>10 23</td></tr><tr><td>XDP_BEM_L</td><td>CPU_XDP_BPM</td><td>CPU_ITP</td><td>XDP BPM L<7..0></td><td>10 23</td></tr><tr><td>XDP_BEM_R_L</td><td>CPU_50S</td><td>CPU_ITP</td><td>CPU_CFG<15..12></td><td>9 23</td></tr><tr><td>(PWR_CUREST_L)</td><td>CPU_50S</td><td>CPU_ITP</td><td>XDP CPURST L</td><td>23</td></tr><tr><td>CPU_VCCAXG_SENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VCCSENSE_P</td><td>12 56</td></tr><tr><td>CPU_VCCAXG_SENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VCCSENSE_N</td><td>12 56</td></tr><tr><td>CPU_VCCIOSENSE</td><td>CPU_27P4S</td><td>CPU_VCCIOSENSE</td><td>CPU VCCIOSENSE_P</td><td>12 58</td></tr><tr><td>CPU_VCCIOSENSE</td><td>CPU_27P4S</td><td>CPU_VCCIOSENSE</td><td>CPU VCCIOSENSE_N</td><td>12 58</td></tr><tr><td>CPU_VCCAXG_SENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU AXG_SENSE_P</td><td>12 56</td></tr><tr><td>CPU_VCCAXG_SENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU AXG_SENSE_N</td><td>12 56</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VDDO_SENSE_P</td><td>12</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VDDO_SENSE_N</td><td>12</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU AXG_VALSENSE_P</td><td>9</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU AXG_VALSENSE_N</td><td>9</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VCC_VALSENSE_P</td><td>9</td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU VCC_VALSENSE_N</td><td>9</td></tr><tr><td>CPU_SVIDALERT_L</td><td>CPU_50S</td><td>CPU_COMP</td><td>CPU_VIDALERT_L</td><td>12 56</td></tr><tr><td>CPU_SVIDSCCLK</td><td>CPU_50S</td><td>CPU_COMP</td><td>CPU_VIDSCCLK</td><td>12 56</td></tr><tr><td>CPU_SVIDSOUT</td><td>CPU_50S</td><td>CPU_COMP</td><td>CPU_VIDSOUT</td><td>12 56</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG R2D P<15..0></td><td></td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG R2D N<15..0></td><td></td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG R2D C P<15..0></td><td>8</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG R2D C N<15..0></td><td>8</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG D2R P<15..0></td><td>8</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG D2R N<15..0></td><td>8</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG D2R C P<15..0></td><td>8</td></tr><tr><td></td><td>PCIE_85D</td><td>PCIE</td><td>PEG D2R C N<15..0></td><td>8</td></tr></table> <p>CPU_VCCSA_VID<0> CPU_VCCSA_VID<1></p>				ELECTRICAL_CONSTRAINT_SET	REV. TYPE		PHYSICAL	SPACING	DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 17	DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 17	DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 17	DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 17	FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 17	FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 17		CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	9 17		CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	9 17		CPU_50S	CPU_AGTL	FDI_INT	9 17	CPU_PECT	CPU_50S	PCIE	CPU PECT	10 19 40	PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 17	PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 17 26		CPU_50S	CPU_ITP	XDP DBRESET L	10 23 25		CPU_50S	CPU_ITP	XDP CPU PRDY L	10 23		CPU_50S	CPU_ITP	XDP CPU PREO L	10 23		CPU_50S	CPU_AGTL	PM_EXT_TS L<0>			CPU_50S	CPU_AGTL	PM_EXT_TS L<1>		CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<0>	10	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<1>	10	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2>	10		CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23	CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10		CPU_50S	CPU_AGTL	CPU VCCIO_SEL	12	CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 41 56	CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 19 23	PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 19	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_P	10 16	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_N	10 16	DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKP	8 10	DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN	8 10	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_P	10 16	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_N	10 16	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_P	16 23	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_N	16 23	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_P	23	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_N	23		CPU_27P4S	CPU_COMP	EDP_COMP	9		CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9	XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI	10 23	XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO	10 23	XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS	10 23	XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK	10 23	XDP_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST L	10 23	XDP_BEM_L	CPU_XDP_BPM	CPU_ITP	XDP BPM L<7..0>	10 23	XDP_BEM_R_L	CPU_50S	CPU_ITP	CPU_CFG<15..12>	9 23	(PWR_CUREST_L)	CPU_50S	CPU_ITP	XDP CPURST L	23	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	12 56	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	12 56	CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_P	12 58	CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_N	12 58	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_P	12 56	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_N	12 56	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_P	12	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_N	12	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_P	9	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_N	9	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_P	9	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_N	9	CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L	12 56	CPU_SVIDSCCLK	CPU_50S	CPU_COMP	CPU_VIDSCCLK	12 56	CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT	12 56		PCIE_85D	PCIE	PEG R2D P<15..0>			PCIE_85D	PCIE	PEG R2D N<15..0>			PCIE_85D	PCIE	PEG R2D C P<15..0>	8		PCIE_85D	PCIE	PEG R2D C N<15..0>	8		PCIE_85D	PCIE	PEG D2R P<15..0>	8		PCIE_85D	PCIE	PEG D2R N<15..0>	8		PCIE_85D	PCIE	PEG D2R C P<15..0>	8		PCIE_85D	PCIE	PEG D2R C N<15..0>	8
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CPU_XDP_BPM	*	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_AGTL	*	=STANDARD	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_8MIL	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_COMP	*	20 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_ITP	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_VCCSENSE	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
PCIE	*	=3X_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CLK_PCIE	*	20 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
ELECTRICAL_CONSTRAINT_SET	REV. TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_AGTL	FDI_INT	9 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 19 40																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 17																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 17 26																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_ITP	XDP DBRESET L	10 23 25																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_ITP	XDP CPU PRDY L	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_ITP	XDP CPU PREO L	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_AGTL	PM_EXT_TS L<0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	CPU_50S	CPU_AGTL	PM_EXT_TS L<1>																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<0>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<1>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_50S	CPU_AGTL	CPU VCCIO_SEL	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 41 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 19 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 19																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_P	10 16																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_N	10 16																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKP	8 10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN	8 10																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_P	10 16																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_N	10 16																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_P	16 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_N	16 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_P	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_N	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_27P4S	CPU_COMP	EDP_COMP	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST L	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_BEM_L	CPU_XDP_BPM	CPU_ITP	XDP BPM L<7..0>	10 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
XDP_BEM_R_L	CPU_50S	CPU_ITP	CPU_CFG<15..12>	9 23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
(PWR_CUREST_L)	CPU_50S	CPU_ITP	XDP CPURST L	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_P	12 58																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_N	12 58																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_P	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_N	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_P	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_N	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_P	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_N	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_P	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_N	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_SVIDSCCLK	CPU_50S	CPU_COMP	CPU_VIDSCCLK	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT	12 56																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG R2D P<15..0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	PCIE_85D	PCIE	PEG R2D N<15..0>																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	PCIE_85D	PCIE	PEG R2D C P<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG R2D C N<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG D2R P<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG D2R N<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG D2R C P<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
	PCIE_85D	PCIE	PEG D2R C N<15..0>	8																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																										

051-8871

2.5.0

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8871

REVISION

2.5.0

BRANCH

PAGE

100 OF 109

SHEET

66 OF 74

051-8871

2.5.0

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8871

REVISION

2.5.0

BRANCH

PAGE

100 OF 109


SHEET

66 OF 74

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																										
Memory Bus Constraints				Memory Net Properties																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>MEM_37S</td><td>*</td><td>~37_OHM_SE</td><td>+37_OHM_SE</td><td>~37_OHM_SE</td><td>~37_OHM_SE</td><td>~STANDARD</td><td>~STANDARD</td></tr><tr><td>MEM_40S</td><td>*</td><td>~40_OHM_SE</td><td>+40_OHM_SE</td><td>~40_OHM_SE</td><td>~40_OHM_SE</td><td>~STANDARD</td><td>~STANDARD</td></tr><tr><td>MEM_55S</td><td>*</td><td>+55_OHM_SE</td><td>+55_OHM_SE</td><td>~55_OHM_SE</td><td>+55_OHM_SE</td><td>~STANDARD</td><td>~STANDARD</td></tr><tr><td>MEM_72D</td><td>*</td><td>+72_OHM_DIFF</td><td>+72_OHM_DIFF</td><td>~72_OHM_DIFF</td><td>+72_OHM_DIFF</td><td>+72_OHM_DIFF</td><td>+72_OHM_DIFF</td></tr><tr><td>MEM_50S</td><td>TOP, BOTTOM</td><td>Y</td><td>+50_OHM_SE</td><td>+50_OHM_SE</td><td>~STANDARD</td><td>~STANDARD</td><td>~STANDARD</td></tr><tr><td>MEM_85D</td><td>TOP, BOTTOM</td><td>Y</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td></tr><tr><td>MEM_50S</td><td>ISL3, ISL4, ISL9, ISL10</td><td>Y</td><td>+50_OHM_SE</td><td>+50_OHM_SE</td><td>+50_OHM_SE</td><td>~STANDARD</td><td>~STANDARD</td></tr><tr><td>MEM_85D</td><td>ISL3, ISL4, ISL9, ISL10</td><td>Y</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td><td>+85_OHM_DIFF</td></tr></table>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	MEM_37S	*	~37_OHM_SE	+37_OHM_SE	~37_OHM_SE	~37_OHM_SE	~STANDARD	~STANDARD	MEM_40S	*	~40_OHM_SE	+40_OHM_SE	~40_OHM_SE	~40_OHM_SE	~STANDARD	~STANDARD	MEM_55S	*	+55_OHM_SE	+55_OHM_SE	~55_OHM_SE	+55_OHM_SE	~STANDARD	~STANDARD	MEM_72D	*	+72_OHM_DIFF	+72_OHM_DIFF	~72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	MEM_50S	TOP, BOTTOM	Y	+50_OHM_SE	+50_OHM_SE	~STANDARD	~STANDARD	~STANDARD	MEM_85D	TOP, BOTTOM	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	MEM_50S	ISL3, ISL4, ISL9, ISL10	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	~STANDARD	~STANDARD	MEM_85D	ISL3, ISL4, ISL9, ISL10	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	<table><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th></th><th></th></tr><tr><th></th><th>PHYSICAL</th><th>SPACING</th><th></th><th></th></tr><tr><td>MEM_A_CLK</td><td>MEM_72D</td><td>MEM_CLK</td><td>MEM A CLK P<5..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CLK</td><td>MEM_72D</td><td>MEM_CLK</td><td>MEM A CLK N<5..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM A CKE<3..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM A CS_L<3..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM A ODT<3..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM A A<15..0></td><td>8 11 27 28 32</td></tr><tr><td>MEM_A_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM A BA<2..0></td><td>11 27 28 32</td></tr><tr><td>MEM_A_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM A RAS_L</td><td>11 27 28 32</td></tr><tr><td>MEM_A_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM A CAS_L</td><td>11 27 28 32</td></tr><tr><td>MEM_A_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM A WE_L</td><td>11 27 28 32</td></tr><tr><td>MEM_A_DQ_BYTE0</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<7..0></td><td>11 27</td></tr><tr><td>MEM_A_DQ_BYTE1</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<15..8></td><td>11 27</td></tr><tr><td>MEM_A_DQ_BYTE2</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<23..16></td><td>11 27</td></tr><tr><td>MEM_A_DQ_BYTE3</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<31..24></td><td>11 27</td></tr><tr><td>MEM_A_DQ_BYTE4</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<39..32></td><td>11 28</td></tr><tr><td>MEM_A_DQ_BYTE5</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<47..40></td><td>11 28</td></tr><tr><td>MEM_A_DQ_BYTE6</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<55..48></td><td>11 28</td></tr><tr><td>MEM_A_DQ_BYTE7</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM A DQ<63..56></td><td>11 28</td></tr><tr><td>MEM_A_DQS0</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<0></td><td>11 27</td></tr><tr><td>MEM_A_DQS0</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<0></td><td>11 27</td></tr><tr><td>MEM_A_DQS1</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<1></td><td>11 27</td></tr><tr><td>MEM_A_DQS1</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<1></td><td>11 27</td></tr><tr><td>MEM_A_DQS2</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<2></td><td>11 27</td></tr><tr><td>MEM_A_DQS2</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<2></td><td>11 27</td></tr><tr><td>MEM_A_DQS3</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<3></td><td>11 27</td></tr><tr><td>MEM_A_DQS3</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<3></td><td>11 27</td></tr><tr><td>MEM_A_DQS4</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<4></td><td>11 28</td></tr><tr><td>MEM_A_DQS4</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<4></td><td>11 28</td></tr><tr><td>MEM_A_DQS5</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<5></td><td>11 28</td></tr><tr><td>MEM_A_DQS5</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<5></td><td>11 28</td></tr><tr><td>MEM_A_DQS6</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<6></td><td>11 28</td></tr><tr><td>MEM_A_DQS6</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<6></td><td>11 28</td></tr><tr><td>MEM_A_DQS7</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS P<7></td><td>11 28</td></tr><tr><td>MEM_A_DQS7</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM A DQS N<7></td><td>11 28</td></tr><tr><td>MEM_B_CLK</td><td>MEM_72D</td><td>MEM_CLK</td><td>MEM B CLK P<5..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CLK</td><td>MEM_72D</td><td>MEM_CLK</td><td>MEM B CLK N<5..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM B CKE<3..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM B CS_L<3..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_55S</td><td>MEM_CTRL</td><td>MEM B ODT<3..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM B A<15..0></td><td>8 11 29 30 32</td></tr><tr><td>MEM_B_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM B BA<2..0></td><td>11 29 30 32</td></tr><tr><td>MEM_B_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM B RAS_L</td><td>11 29 30 32</td></tr><tr><td>MEM_B_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM B CAS_L</td><td>11 29 30 32</td></tr><tr><td>MEM_B_CMD</td><td>MEM_55S</td><td>MEM_CMD</td><td>MEM B WE_L</td><td>11 29 30 32</td></tr><tr><td>MEM_B_DQ_BYTE0</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<7..0></td><td>11 29</td></tr><tr><td>MEM_B_DQ_BYTE1</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<15..8></td><td>11 29</td></tr><tr><td>MEM_B_DQ_BYTE2</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<23..16></td><td>11 29</td></tr><tr><td>MEM_B_DQ_BYTE3</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<31..24></td><td>11 29</td></tr><tr><td>MEM_B_DQ_BYTE4</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<39..32></td><td>11 30</td></tr><tr><td>MEM_B_DQ_BYTE5</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<47..40></td><td>11 30</td></tr><tr><td>MEM_B_DQ_BYTE6</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<55..48></td><td>11 30</td></tr><tr><td>MEM_B_DQ_BYTE7</td><td>MEM_50S</td><td>MEM_DATA</td><td>MEM B DQ<63..56></td><td>11 30</td></tr><tr><td>MEM_B_DQS0</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<0></td><td>11 29</td></tr><tr><td>MEM_B_DQS0</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<0></td><td>11 29</td></tr><tr><td>MEM_B_DQS1</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<1></td><td>11 29</td></tr><tr><td>MEM_B_DQS1</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<1></td><td>11 29</td></tr><tr><td>MEM_B_DQS2</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<2></td><td>11 29</td></tr><tr><td>MEM_B_DQS2</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<2></td><td>11 29</td></tr><tr><td>MEM_B_DQS3</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<3></td><td>11 29</td></tr><tr><td>MEM_B_DQS3</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<3></td><td>11 29</td></tr><tr><td>MEM_B_DQS4</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<4></td><td>11 30</td></tr><tr><td>MEM_B_DQS4</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<4></td><td>11 30</td></tr><tr><td>MEM_B_DQS5</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<5></td><td>11 30</td></tr><tr><td>MEM_B_DQS5</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<5></td><td>11 30</td></tr><tr><td>MEM_B_DQS6</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<6></td><td>11 30</td></tr><tr><td>MEM_B_DQS6</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<6></td><td>11 30</td></tr><tr><td>MEM_B_DQS7</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS P<7></td><td>11 30</td></tr><tr><td>MEM_B_DQS7</td><td>MEM_85D</td><td>MEM_DQS</td><td>MEM B DQS N<7></td><td>11 30</td></tr><tr><td></td><td></td><td>MEM_PWR</td><td>PP1V5_S3RS0</td><td>6 7</td></tr><tr><td></td><td></td><td>MEM_PWR</td><td>PP1V5_S3</td><td>6 7</td></tr><tr><td></td><td></td><td>MEM_PWR</td><td>PP0V75_S3 MEM VREFCA_A</td><td>27 28 29 30 31</td></tr><tr><td></td><td></td><td>MEM_PWR</td><td>PP0V75_S3 MEM VREFDQ_A</td><td>9 27 28 29 30 31</td></tr></table>				ELECTRICAL_CONSTRAINT_SET	NET_TYPE					PHYSICAL	SPACING			MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32	MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32	MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>	8 11 27 28 32	MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS_L<3..0>	8 11 27 28 32	MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>	8 11 27 28 32	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>	8 11 27 28 32	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>	11 27 28 32	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS_L	11 27 28 32	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS_L	11 27 28 32	MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE_L	11 27 28 32	MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 27	MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 27	MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 27	MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 27	MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28	MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 28	MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 28	MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 28	MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	11 27	MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	11 27	MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	11 27	MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	11 27	MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	11 27	MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	11 27	MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	11 27	MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	11 27	MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	11 28	MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	11 28	MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	11 28	MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	11 28	MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	11 28	MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	11 28	MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	11 28	MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	11 28	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32	MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32	MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>	8 11 29 30 32	MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS_L<3..0>	8 11 29 30 32	MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>	8 11 29 30 32	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>	8 11 29 30 32	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>	11 29 30 32	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS_L	11 29 30 32	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS_L	11 29 30 32	MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE_L	11 29 30 32	MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29	MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29	MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29	MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29	MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 30	MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 30	MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 30	MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 30	MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 29	MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 29	MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 29	MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 29	MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 29	MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 29	MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 29	MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 29	MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 30	MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 30	MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 30	MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 30	MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 30	MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 30	MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 30	MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 30			MEM_PWR	PP1V5_S3RS0	6 7			MEM_PWR	PP1V5_S3	6 7			MEM_PWR	PP0V75_S3 MEM VREFCA_A	27 28 29 30 31			MEM_PWR	PP0V75_S3 MEM VREFDQ_A	9 27 28 29 30 31
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_37S	*	~37_OHM_SE	+37_OHM_SE	~37_OHM_SE	~37_OHM_SE	~STANDARD	~STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_40S	*	~40_OHM_SE	+40_OHM_SE	~40_OHM_SE	~40_OHM_SE	~STANDARD	~STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_55S	*	+55_OHM_SE	+55_OHM_SE	~55_OHM_SE	+55_OHM_SE	~STANDARD	~STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_72D	*	+72_OHM_DIFF	+72_OHM_DIFF	~72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_50S	TOP, BOTTOM	Y	+50_OHM_SE	+50_OHM_SE	~STANDARD	~STANDARD	~STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_85D	TOP, BOTTOM	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_50S	ISL3, ISL4, ISL9, ISL10	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	~STANDARD	~STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_85D	ISL3, ISL4, ISL9, ISL10	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																										
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																															
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS_L<3..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>	8 11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>	11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS_L	11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS_L	11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE_L	11 27 28 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	11 27																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	11 28																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS_L<3..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>	8 11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>	11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS_L	11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS_L	11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE_L	11 29 30 32																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 29																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 30																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		MEM_PWR	PP1V5_S3RS0	6 7																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		MEM_PWR	PP1V5_S3	6 7																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		MEM_PWR	PP0V75_S3 MEM VREFCA_A	27 28 29 30 31																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		MEM_PWR	PP0V75_S3 MEM VREFDQ_A	9 27 28 29 30 31																																																																																																																																																																																																																																																																																																																																																																																																																																																													
Spacing Rule Sets				Memory to Power Spacing																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>MEM_CLK2CLK</td><td>*</td><td>0.6 MM</td><td>?</td></tr><tr><td>MEM_CTRL2CTRL</td><td>*</td><td>0.2 MM</td><td>?</td></tr><tr><td>MEM_CMD2CTRL</td><td>*</td><td>0.2 MM</td><td>?</td></tr><tr><td>MEM_CMD2CMD</td><td>*</td><td>0.2 MM</td><td>?</td></tr><tr><td>MEM_DATA2DATA</td><td>*</td><td>0.14 MM</td><td>?</td></tr><tr><td>MEM_DQS2DQS</td><td>*</td><td>0.4 MM</td><td>?</td></tr><tr><td>MEM_MEM2OTHERMEM</td><td>*</td><td>0.4 MM</td><td>?</td></tr><tr><td>MEM_PWR</td><td>*</td><td>+DWR_P2MM</td><td>?</td></tr><tr><td>MEM_20RD</td><td>*</td><td>+GND_P2MM</td><td>?</td></tr><tr><td>MEM_20THER</td><td>*</td><td>0.6 MM</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	MEM_CLK2CLK	*	0.6 MM	?	MEM_CTRL2CTRL	*	0.2 MM	?	MEM_CMD2CTRL	*	0.2 MM	?	MEM_CMD2CMD	*	0.2 MM	?	MEM_DATA2DATA	*	0.14 MM	?	MEM_DQS2DQS	*	0.4 MM	?	MEM_MEM2OTHERMEM	*	0.4 MM	?	MEM_PWR	*	+DWR_P2MM	?	MEM_20RD	*	+GND_P2MM	?	MEM_20THER	*	0.6 MM	?	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>MEM_PWR</td><td>*</td><td>MEM_PWR</td></tr><tr><td>MEM_CTRL</td><td>MEM_PWR</td><td>*</td><td>MEM_PWR</td></tr><tr><td>MEM_CMD</td><td>MEM_PWR</td><td>*</td><td>MEM_PWR</td></tr><tr><td>MEM_DATA</td><td>MEM_PWR</td><td>*</td><td>MEM_PWR</td></tr><tr><td>MEM_DQS</td><td>MEM_PWR</td><td>*</td><td>MEM_PWR</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	MEM_PWR	*	MEM_PWR	MEM_CTRL	MEM_PWR	*	MEM_PWR	MEM_CMD	MEM_PWR	*	MEM_PWR	MEM_DATA	MEM_PWR	*	MEM_PWR	MEM_DQS	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																						
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK2CLK	*	0.6 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL2CTRL	*	0.2 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD2CTRL	*	0.2 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD2CMD	*	0.2 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA2DATA	*	0.14 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS2DQS	*	0.4 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_MEM2OTHERMEM	*	0.4 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_PWR	*	+DWR_P2MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_20RD	*	+GND_P2MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_20THER	*	0.6 MM	?																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_PWR	*	MEM_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Memory Bus Spacing Group Assignments				Memory to GND Spacing																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>MEM_CLK</td><td>*</td><td>MEM_CLK2CLK</td></tr><tr><td>MEM_CLK</td><td>MEM_CTRL</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CLK</td><td>MEM_CMD</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CLK</td><td>MEM_DATA</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CLK</td><td>MEM_DQS</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	MEM_CLK	*	MEM_CLK2CLK	MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM	MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM	MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM	MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CMD</td><td>MEM_CLK</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CMD</td><td>MEM_CTRL</td><td>*</td><td>MEM_CMD2CTRL</td></tr><tr><td>MEM_CMD</td><td>MEM_CMD</td><td>*</td><td>MEM_CMD2CMD</td></tr><tr><td>MEM_CMD</td><td>MEM_DATA</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CMD</td><td>MEM_DQS</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD	MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM	MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CTRL</td><td>MEM_CLK</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CTRL</td><td>MEM_CTRL</td><td>*</td><td>MEM_CTRL2CTRL</td></tr><tr><td>MEM_CTRL</td><td>MEM_CMD</td><td>*</td><td>MEM_CMD2CTRL</td></tr><tr><td>MEM_CTRL</td><td>MEM_DATA</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_CTRL</td><td>MEM_DQS</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM	MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL	MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM	MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_DATA</td><td>MEM_CLK</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DATA</td><td>MEM_CTRL</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DATA</td><td>MEM_CMD</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DATA</td><td>MEM_DATA</td><td>*</td><td>MEM_DATA2DATA</td></tr><tr><td>MEM_DATA</td><td>MEM_DQS</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM	MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM	MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM	MEM_DATA	MEM_DATA	*	MEM_DATA2DATA	MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_DQS</td><td>MEM_CLK</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DQS</td><td>MEM_CTRL</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DQS</td><td>MEM_CMD</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DQS</td><td>MEM_DATA</td><td>*</td><td>MEM_MEM2OTHERMEM</td></tr><tr><td>MEM_DQS</td><td>MEM_DQS</td><td>*</td><td>MEM_DQS2DQS</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM	MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM	MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM	MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM	MEM_DQS	MEM_DQS	*	MEM_DQS2DQS	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_CTRL</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_CMD</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_DATA</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_DQS</td><td>*</td><td>*</td><td>MEM_20THER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	*	*	MEM_20THER	MEM_CTRL	*	*	MEM_20THER	MEM_CMD	*	*	MEM_20THER	MEM_DATA	*	*	MEM_20THER	MEM_DQS	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CLK	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CTRL	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_CMD	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DATA	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																														
MEM_DQS	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Need to support MEM_*-style wildcards!				DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow +PGA guidelines per Huron River SFF DG rev1.0 (#438297). DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement. DQ to DQS matching per byte lane should be within 0.127mm. DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm]. CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm. CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs. A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm. DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric. Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm. SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5																																																																																																																																																																																																																																																																																																																																																																																																																																																													
A				A																																																																																																																																																																																																																																																																																																																																																																																																																																																													
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																										

SYMC MASTER CONSTRAINTS

SYMC DATE=01/06/2011

Memory Constraints		
 Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 74
IV ALL RIGHTS RESERVED		

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_12C_558	*	=55_OHM_SR	=55_OHM_SR	=55_OHM_SR	=55_OHM_SR	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	-2X_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SP1_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SFI	*	=2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29D_80D	*	+80_OHM_DIFF	-80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF
T29D_100D	*	+100_OHM_DIFF	-100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R29P	DP_R5D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	8 33
R29P	DP_R5D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	8 33
R29S	DP_T29SNK0_ML	DP_R5D	DP T29SNK0 ML P<3..0>	8 33
R29S	DP_T29SNK0_ML	DP_R5D	DP T29SNK0 ML N<3..0>	8 33
R29S	DP_R5D	DISPLAYPORT	DP T29SNK0 AUXCH C P	8 33
R29S	DP_R5D	DISPLAYPORT	DP T29SNK0 AUXCH C N	8 33
R29P	DP_T29SNK0_AUXCH	DP_R5D	DP T29SNK0 AUXCH P	8 33
R29P	DP_T29SNK0_AUXCH	DP_R5D	DP T29SNK0 AUXCH N	33
R29P	DP_R5D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	
R29P	DP_R5D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	
R29P	DP_T29SNK1_ML	DP_R5D	DP T29SNK1 ML P<3..0>	
R29P	DP_T29SNK1_ML	DP_R5D	DP T29SNK1 ML N<3..0>	
R29P	DP_R5D	DISPLAYPORT	DP T29SNK1 AUXCH C P	
R29P	DP_R5D	DISPLAYPORT	DP T29SNK1 AUXCH C N	
R29P	DP_T29SNK1_AUXCH	DP_R5D	DP T29SNK1 AUXCH P	
R29P	DP_T29SNK1_AUXCH	DP_R5D	DP T29SNK1 AUXCH N	
R29P				
R29P	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 43
R29P	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 43
R29P	T29_SPT_CLK	T29_SPT_55S	T29_SPT_CLK	33
R29P	T29_SPT_MOSI	T29_SPT_55S	T29_SPT_MOSI	33
R29P	T29_SPT_MISO	T29_SPT_55S	T29_SPT_MISO	33
R29P	T29_SPT_CS_L	T29_SPT_55S	T29_SPT_CS_L	33
R29P				
R29P	T29DP_R0D	T29DP	T29_R2D C P<3..0>	33 63
R29P	T29DP_R0D	T29DP	T29_R2D C N<3..0>	33 63
R29P	T29DP_R0D	T29DP	T29_D2R P<3..0>	33 63
R29P	T29DP_R0D	T29DP	T29_D2R N<3..0>	33 63
R29P				
R29P	T29_R2D0	T29DP_R0D	T29_R2D P<0>	63
R29P	T29_R2D0	T29DP_R0D	T29_R2D N<0>	63
R29P	T29_R2D1	T29DP_R0D	T29_R2D P<1>	63
R29P	T29_R2D1	T29DP_R0D	T29_R2D N<1>	63
R29P	T29DP_R0D	T29DP	T29_R2D C F P<1..0>	
R29P	T29DP_R0D	T29DP	T29_R2D C F N<1..0>	
R29P	T29_D2R0	T29DP_R0D	T29_D2R C P<0>	63 64
R29P	T29_D2R0	T29DP_R0D	T29_D2R C N<0>	63 64
R29P	T29_D2R1	T29DP_R0D	T29_D2R C P<1>	63 64
R29P	T29_D2R1	T29DP_R0D	T29_D2R C N<1>	63 64
R29P	T29DP_R0D	T29DP	T29DPA_D2R1_AUXCH_P	64
R29P	T29DP_R0D	T29DP	T29DPA_D2R1_AUXCH_N	64
R29P	T29DP_R0D	T29DP	DP_SDRVA_ML C P<3..0>	63
R29P	T29DP_R0D	T29DP	DP_SDRVA_ML C N<3..0>	63
R29P	T29DP_R0D	T29DP	DP_SDRVA_ML R P<3..0>	63
R29P	T29DP_R0D	T29DP	DP_SDRVA_ML R N<3..0>	63
R29P	DP_SDRVA_ML_EVEN	T29DP_R0D	DP_SDRVA_ML P<0>	63
R29P	DP_SDRVA_ML_EVEN	T29DP_R0D	DP_SDRVA_ML N<0>	63
R29P	DP_SDRVA_ML_ODD	T29DP_R0D	DP_SDRVA_ML P<1>	63
R29P	DP_SDRVA_ML_ODD	T29DP_R0D	DP_SDRVA_ML N<1>	63
R29P	DP_SDRVA_ML_EVEN	T29DP_R0D	DP_SDRVA_ML P<2>	63
R29P	DP_SDRVA_ML_EVEN	T29DP_R0D	DP_SDRVA_ML N<2>	63
R29P	DP_SDRVA_ML_ODD	T29DP_R0D	DP_SDRVA_ML P<3>	63
R29P	DP_SDRVA_ML_ODD	T29DP_R0D	DP_SDRVA_ML N<3>	63
R29P	DP_SDRVA_AUXCH	T29DP_R0D	DP_SDRVA_AUXCH_P	63
R29P	DP_SDRVA_AUXCH	T29DP_R0D	DP_SDRVA_AUXCH_N	63
R29P	T29DP_R0D	T29DP	DP_SDRVA_AUXCH_C_P	63
R29P	T29DP_R0D	T29DP	DP_SDRVA_AUXCH_C_N	63
R29P				
R29P	T29DPA_ML_ODD		T29DPA_ML P<1>	63 64
R29P	T29DPA_ML_ODD		T29DPA_ML N<1>	63 64
R29P	T29DPA_ML_ODD		T29DPA_ML P<3>	63 64
R29P	T29DPA_ML_ODD		T29DPA_ML N<3>	63 64
R29P	T29DP_R0D	T29DP	T29DPA_ML P<3..0>	63 64
R29P	T29DP_R0D	T29DP	T29DPA_ML N<3..0>	63 64
R29P	T29DP_R0D	T29DP	T29DPA_ML C P<3..0>	63 64
R29P	DP_A_EXT_AUXCH	T29DP_R0D	DP A EXT_AUXCH_P	63 64
R29P	DP_A_EXT_AUXCH	T29DP_R0D	DP A EXT_AUXCH_N	63 64

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1701_550	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1701_550	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	~2:1_SPACING	?
THERM	*	~2:1_SPACING	?
AUDIO	*	~2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENRT_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	= STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M04

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

PCI-E	GND	*	GND_P2MH
SATA	GND	*	GND_P2MH
USB	GND	*	GND_P2MH
CLK_PCI-E	SB_POWER	*	PWR_P2MH
SATA	SB_POWER	*	PWR_P2MH
USB	SB_POWER	*	PWR_P2MH

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLI	QND	*	QND_P2MM
MEM_CMD	QND	*	QND_P2MM
MEM_CTL	QND	*	QND_P2MM
MEM_DATA	QND	*	QND_P2MM
MEM_QOS	QND	*	QND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MDX_402 OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MDX_720 OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MDX_370 OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MDX_850 OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_850 OVERRIDE	*	OVERRIDE	OVERRIDE	0.076 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_850 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_2740 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
CLK_PCIE_900 OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		PART_200A		
		ENET_100D	ENETCONN	ENETCONN P<3..0>
		ENET_100D	ENETCONN	ENETCONN N<3..0>
		SATA_90D	SATA	SATA ODD D2R UF P
		SATA_90D	SATA	SATA ODD D2R UF N
		SATA_90D	SATA	SATA HDD D2R RDRVR OUT P
		SATA_90D	SATA	SATA HDD D2R RDRVR OUT N
		SATA_90D	SATA	SATA HDD R2D RDRVR IN P
		SATA_90D	SATA	SATA HDD R2D RDRVR IN N
		SATA_90D	SATA	SATA HDD D2R RDRVR IN P
		SATA_90D	SATA	SATA HDD D2R RDRVR IN N
		SATA_90D	SATA	SATA HDD R2D RDRVR OUT P
		SATA_90D	SATA	SATA HDD R2D RDRVR OUT N
	SENSE_DIEFFAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
		THERM_1T01_55S	THERM	CPUTHMSNS D2 N
	CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P
		THERM_1T01_55S	THERM	CPU_THERMD N
	SENSE_DIEFFAIR	THERM_1T01_55S	THERM	T29_THERMD P
		THERM_1T01_55S	THERM	T29_THERMD N
	SENSE_DIEFFAIR	THERM_1T01_55S	THERM	T29_MLBBOOT_THMSNS P
		THERM_1T01_55S	THERM	T29_MLBBOOT_THMSNS N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING N
		SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER N
		SENSE_1T01_55S	SENSE	ISNS_HS_OTHER P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS N
		SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS1 P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS1 N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS2 P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS2 N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS1G P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS1G N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISUM R P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISUM R N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISUMG R P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISUMG R N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISNS N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS P
		SENSE_1T01_55S	SENSE	VCCSAS0_CS N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	CPUIUMVP_ISUMG P
		SENSE_1T01_55S	SENSE	CPUIUMVP_ISUMG N
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_CPU N
		SENSE_1T01_55S	SENSE	ISNS_CPU P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_HDD N
		SENSE_1T01_55S	SENSE	ISNS_HDD P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_HDD R N
		SENSE_1T01_55S	SENSE	ISNS_HDD R P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT N
		SENSE_1T01_55S	SENSE	ISNS_LCDBKLT P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_ODD N
		SENSE_1T01_55S	SENSE	ISNS_ODD P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_ODD R N
		SENSE_1T01_55S	SENSE	ISNS_ODD R P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3 N
		SENSE_1T01_55S	SENSE	ISNS_1V5_S3 P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU R N
		SENSE_1T01_55S	SENSE	ISNS_P1V8GPU R P
	SENSE_DIEFFAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT N
		SENSE_1T01_55S	SENSE	ISNS_AIRPORT P
	LVDS_90D	LVDS	LVDS	LVDS_CONN A CLK F N
	LVDS_90D	LVDS	LVDS	LVDS_CONN A CLK F P

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P	6 39 50 73
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_N	6 39 50 73
MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_P	50
MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_N	50

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	FUNCTIONAL	REF. JUMP	FUNCTIONAL
PCIE CLK100M AP	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP CONN P
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP CONN N
	1T01_DIFFEPAIR		CHGR CSI R P
	1T01_DIFFEPAIR		CHGR CSI R N
	1T01_DIFFEPAIR		CHGR CSO R P
	1T01_DIFFEPAIR		CHGR CSO R N
(USB_EXTA)	USB_R5D	USB	USB2 EXTA MUXED P
(USB_EXTA)	USB_R5D	USB	USB2 EXTA MUXED N
(USB_EXTA)	USB_R5D	USB	USB2 LT1 P
(USB_EXTA)	USB_R5D	USB	USB2 LT1 N
	USB_R5D	USB	CONN USB2 BT P
	USB_R5D	USB	CONN USB2 BT N
	USB_R5D	USB	USB LT2 P
	USB_R5D	USB	USB LT2 N
	DP_R5D	DISPLAYPORT	DP IG AUX CH C P
	DP_R5D	DISPLAYPORT	DP IG AUX CH C N
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP L P OUT
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP L N OUT
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP SUB P OUT
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP SUB N OUT
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP R P OUT
SPK_OUT	DIFFEPAIR	AUDIO	SPKRAMP R N OUT
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 SUB N
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 SUB P
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 L N
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 L P
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 R N
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SSM2315 R P
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO2 N R
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO2 P R
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO1 N R
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO1 P R
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO2 N L
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	AUD LO2 P L
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INL P
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INL N
SPKRAMP_INN	DIFFEPAIR	AUDIO	SPKRAMP INR P
AUD_DIFF	DIFFEPAIR	AUDIO	SPKRAMP INR N
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INSUB P
AUD_DIFF	1T01_DIFFEPAIR	AUDIO	SPKRAMP INSUB N
	USB_R5D	USB	USB TPAD R P
	USB_R5D	USB	USB TPAD R N
		SB_POWER	PP3V3 S5
		SB_POWER	PP3V3 S0
		GND	GND


Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
1000	(USB_EXT_A)	11SR_85D	11SR	USB EXT_A MUXED P
1001	(USB_EXT_A)	11SR_85D	11SR	USB EXT_A MUXED N
1002	(USB_EXT_A)	11SR_85D	11SR	USB LT1 P
1003	(USB_EXT_A)	11SR_85D	11SR	USB LT1 N
1004	(USB_TPAD)	11SR_85D	11SR	USB TPAD CONN P
1005	(USB_TPAD)	11SR_85D	11SR	USB TPAD CONN N
1006	SMBUS_SMC_MGMT_SDA	SMR_55S	SMR	I2C SMC SMS SDA R
1007	SMBUS_SMC_MGMT_SCL	SMR_55S	SMR	I2C SMC SMS_SCL R
1008		SMR_55S	SMR	I2C TCON_SCL
1009		SMR_55S	SMR	I2C TCON_SDA
1010		SMR_55S	SMR	I2C TCON_SCL_CONN
1011		SMR_55S	SMR	I2C TCON_SDA_CONN

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

8	7	6	5	4	3	2	1
K90i Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM
NOTE: These are Intel recommended impedances for PEG, unused on K90i.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_PCIE	*	BGA	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_SLOW	*	BGA	BGA_P2MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?	2X_DIELECTRIC	*	0.140 MM	?
2:1_SPACING	*	0.2 MM	?	3X_DIELECTRIC	*	0.210 MM	?
2.5:1_SPACING	*	0.25 MM	?	4X_DIELECTRIC	*	0.280 MM	?
3:1_SPACING	*	0.3 MM	?	5X_DIELECTRIC	*	0.350 MM	?
4:1_SPACING	*	0.4 MM	?	7X_DIELECTRIC	*	0.490 MM	?
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
SYNCH MASTER CONSTRAINTS			PAGE TITLE			SYNCH DATE=01/06/2011	
			PCB Rule Definitions				
 Apple Inc.			DRAWING NUMBER		051-8871		
			REVISION		2.5.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH				
			PAGE		109 OF 109		
			SHEET		74 OF 74		