


ZYB & ZYBA SYSTEM BLOCK DIAGRAM


A@ --> Arrandale use
E@ --> Discrete use
SW@ --> Switch use
IV@ --> UMA use




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	ZYB Block Diagram	1A
Date:	Tuesday, January 12, 2010	Sheet 1 of 51

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+VGPUCORE	+0.9V~+1.1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.05V_GFX	+0.9V~+1.1V	GPU I/O POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	dGPU_VRON	Discrete enable
+1.8V_VGA	+1.8V	LVDS/PLL POWER	dGPU_VRON	Discrete enable
+3.3V_GFX	+3.3V	PEG/HDMI/CRT POWER	dGPU_VRON	Discrete enable

Thermal Follow Chart



CPU_CLK select

Modify on C test

	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus

CLK Enable

41 VR_PWRGD_CK505#

+3V

R391
1K/F_4


Q25
2N7002K

R390
100K/F_4

CK_PWRGD_R

2


1

	PROJECT : ZYB & ZYBA		
	Quanta Computer Inc.		
	Size	Document Number	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 3 of 51	




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number Clock Generator	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 3 of 51




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	AUBURND 2/4	1A
Date:	Tuesday, January 18, 2010	Sheet 5 of 51



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)




AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Strapping


	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)



System PWR_OK



The schematic diagram illustrates the power supply section of the BATS4C board. It shows the conversion of a +3VPCU_0 input to a +5V_S5 output. The circuit includes a BATS4C voltage converter, a 20mF electrolytic capacitor (C393), a 10k resistor (R393), and several decoupling capacitors (C508, C509, C514, C505). It also features a 30mF capacitor (C371) and a 20kF capacitor (R371) for the RTC circuit, and a 22kF capacitor (R388) for the +5V_S5 output. The schematic is labeled with component values and reference designators.

31 PCH_AZ_CODEC_SYNC \leftarrow R811 33.4 Ω ACZ_SYNC

31 PCH_AZ_CODEC_RST# \leftarrow R807 33.4 Ω ACZ_RST#


31 PCH_AZ_CODEC_SDOUT \leftarrow R812 33.4 Ω ACZ_SDOUT











31 PCH_AZ_CODEC_BITCLK \leftarrow R809 33.4 Ω ACZ_BIT_CLK

C822 27pF


[illegible]

HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM->+1.8V (default)
external pull-up
VCCVRM->+1.5V




Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0  SPKR												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 PCL_GNT3# 10												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC  PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNTB#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNTB#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	<p>Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]</p>  PCL_GNT0# PCL_GNT1#
GNT1#	GNTB#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0  NV_ALE 10												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0  NV_CLE 10												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	 HDA_DOCK_EN#												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0  SPI_SI_R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_S5  RSV_GPIO8												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5  CR_WAKE# 11												

Size	Document Number IBEX PEAK-M 2/6	Rev 1A
Date	Tuesday, January 19, 2010	Sheet 9 of 51




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#


11



GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)




Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Tuesday, January 19, 2010	Sheet 11 of 51

IBEX PEAK-M (POWER)







DDR_RVS (DDR)



DDR3-DIMM0_H=5.2_RVS

Place these Caps near So-Dimm0.



DM signals are not present on Clarksfield processor. All DM signals can be left as No Connect on Clarksfield and connected directly to GND on SO-DIMM side for Clarksfield only designs.

- 15,16,17,18,44 +0.75V_DDR_VTT
- 15,16,17,18,44 +1.5V_SUS
- 15,16,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,15,16,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 14 of 51

14

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0

5,14	M_A_BS#0	
5,14	M_A_BS#1	
5,14	M_A_BS#2	
7	M_A_CS#2	
7	M_A_CS#3	
7	M_A_CLK2	
7	M_A_CLK2#	
7	M_A_CLK3	
7	M_A_CLK3#	
7	M_A_CKE2	
7	M_A_CKE3	
5,14	M_A_CAS#	
5,14	M_A_RAS#	
5,14	M_A_WE#	

3,14,16,17,34	CLK_SCLK	
3,14,16,17,34	CLK_SDATA	
7	M_A_ODT2	
7	M_A_ODT3	
5,14	M_A_DM[7:0]	

5,14	M_A_DQS[7:0]	
------	--------------	--

5,14	M_A_DQS#[7:0]	
------	---------------	--

M_A A0	98
M_A A1	97
M_A A2	96
M_A A3	95
M_A A4	92
M_A A5	91
M_A A6	90
M_A A7	86
M_A A8	89
M_A A9	85
M_A A10	107
M_A A11	84
M_A A12	83
M_A A13	119
M_A A14	80
M_A A15	78

109	BA0
108	BA1
79	BA2
114	S0#
121	S1#
101	CK0
103	CK0#
102	CK1
104	CK1#
73	CKE0
74	CKE1
115	CAS#
110	RAS#
113	WE#
197	SA0
201	SA1
202	SCL
200	SDA

M_A DM0	11
M_A DM1	28
M_A DM2	46
M_A DM3	63
M_A DM4	136
M_A DM5	153
M_A DM6	170
M_A DM7	187

M_A DQS0	12
M_A DQS1	29
M_A DQS2	47
M_A DQS3	64
M_A DQS4	137
M_A DQS5	154
M_A DQS6	171
M_A DQS7	188
M_A DQS#0	10
M_A DQS#1	27
M_A DQS#2	45
M_A DQS#3	62
M_A DQS#4	135
M_A DQS#5	152
M_A DQS#6	169
M_A DQS#7	186




DO0	5
DO1	7
DO2	15
DO3	17
DO4	6
DO5	16
DO6	18
DO7	21
DO8	23
DO9	33
DO10	35
DO11	22
DO12	24
DO13	34
DO14	36
DO15	39
DO16	41
DO17	51
DO18	53
DO19	40
DO20	42
DO21	50
DO22	52
DO23	57
DO24	59
DO25	67
DO26	69
DO27	56
DO28	58
DO29	68
DO30	70
DO31	129
DO32	131
DO33	141
DO34	143
DO35	130
DO36	132
DO37	140
DO38	142
DO39	147
DO40	149
DO41	157
DO42	159
DO43	146
DO44	148
DO45	158
DO46	160
DO47	163
DO48	165
DO49	175
DO50	177
DO51	164
DO52	166
DO53	174
DO54	176
DO55	181
DO56	183
DO57	191
DO58	193
DO59	180
DO60	182
DO61	192
DO62	194
DO63	

M_A DQ05	
M_A DQ01	
M_A DQ06	
M_A DQ07	
M_A DQ04	
M_A DQ00	
M_A DQ02	
M_A DQ03	
M_A DQ13	
M_A DQ08	
M_A DQ15	
M_A DQ14	
M_A DQ09	
M_A DQ11	
M_A DQ10	
M_A DQ21	
M_A DQ16	
M_A DQ22	
M_A DQ19	
M_A DQ20	
M_A DQ17	
M_A DQ23	
M_A DQ18	
M_A DQ29	
M_A DQ28	
M_A DQ25	
M_A DQ27	
M_A DQ30	
M_A DQ24	
M_A DQ26	
M_A DQ31	
M_A DQ36	
M_A DQ32	
M_A DQ33	
M_A DQ38	
M_A DQ33	
M_A DQ37	
M_A DQ34	
M_A DQ35	
M_A DQ35	
M_A DQ41	
M_A DQ45	
M_A DQ40	
M_A DQ44	
M_A DQ43	
M_A DQ46	
M_A DQ48	
M_A DQ52	
M_A DQ50	
M_A DQ55	
M_A DQ53	
M_A DQ54	
M_A DQ51	
M_A DQ57	
M_A DQ60	
M_A DQ62	
M_A DQ58	

M_A DQ05	
M_A DQ01	
M_A DQ06	
M_A DQ07	
M_A DQ04	
M_A DQ00	
M_A DQ02	
M_A DQ03	
M_A DQ13	
M_A DQ08	
M_A DQ15	
M_A DQ14	
M_A DQ09	
M_A DQ11	
M_A DQ10	
M_A DQ21	
M_A DQ16	
M_A DQ22	
M_A DQ19	
M_A DQ20	
M_A DQ17	
M_A DQ23	
M_A DQ18	
M_A DQ29	
M_A DQ28	
M_A DQ25	
M_A DQ27	
M_A DQ30	
M_A DQ24	
M_A DQ26	
M_A DQ31	
M_A DQ36	
M_A DQ32	
M_A DQ33	
M_A DQ38	
M_A DQ33	
M_A DQ37	
M_A DQ34	
M_A DQ35	
M_A DQ35	
M_A DQ41	
M_A DQ45	
M_A DQ40	
M_A DQ44	
M_A DQ43	
M_A DQ46	
M_A DQ48	
M_A DQ52	
M_A DQ50	
M_A DQ55	
M_A DQ53	
M_A DQ54	
M_A DQ51	
M_A DQ57	
M_A DQ60	
M_A DQ62	
M_A DQ58	

E@DDR3-DIMM0_H=9.2_RVS

Place these Caps near So-Dimm0.



M_A DM0	R37	E@0_4
M_A DM1	R25	E@0_4
M_A DM2	R41	E@0_4
M_A DM3	R35	E@0_4
M_A DM4	R24	E@0_4
M_A DM5	R34	E@0_4
M_A DM6	R26	E@0_4
M_A DM7	R12	E@0_4

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 15 of 51

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

5,16 M_B_A[15:0]

5,16 M_B_BS#0
5,16 M_B_BS#1
5,16 M_B_BS#2
7 M_B_CS#2
7 M_B_CS#3
7 M_B_CLK2
7 M_B_CLK2#
7 M_B_CLK3
7 M_B_CLK3#
7 M_B_CKE2
7 M_B_CKE3
5,16 M_B_CAS#
5,16 M_B_RAS#
5,16 M_B_WE#

3,14,15,16,34 CLK_SCLK
3,14,15,16,34 CLK_SDATA

7 M_B_ODT2
7 M_B_ODT3
5,16 M_B_DM[7:0]

5,16 M_B_DQS[7:0]

5,16 M_B_DQS#7[7:0]

JDIM3A

PC2100 DDR3 SDRAM SO-DIMM

(204P)

E@DDR3-DIMM1_H=9_2_RVS


M_B_DQ[63:0] 5,16

+SMDDR_VREF

7,16,18 VREF_DQ_DIMM1

16,18 +SMDDR_VREF_DQ1

Close to SO-DIMM



14,15,16,18,44 +0.75V_DDR_VTT

14,15,16,18,44 +1.5V_SUS

14,15,16,44 +SMDDR_VREF

3,4,8,9,10,11,12,14,15,16,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 17 of 51


17

Place these Caps near So-Dimm1.



maybe can save






Del CPU XDP Connector





Del Braidwood

18

S3 leakage solution(CLG)



 PROJECT : ZYB & ZYBA Quanta Computer Inc.			
Size	Document Number	Rev	
	XDP	1A	
Date:	Tuesday, January 19, 2010	Sheet	18 of 51




GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK



1.8V GPIO

3.3V GPIO



For EMI

Change C612/C613 from 18p to 27p at B-test



SW@Madison/Broadway_M2

SW@Madison/Broadway_M2

HDMI

Display Port


LVDS


CRT




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Broadway-HOST I/F	1A
Date	Tuesday, January 19, 2010	Sheet 20 of 51





PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED ENABLE EXTERNAL BIOS ROM	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[10] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 VRAM SIZE Strap

DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
			2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0


Thermal Sensor



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

		PROJECT : ZYB & ZYBA	
		Quanta Computer Inc.	
Size	Document Number	Rev 1A	
Date:	Tuesday, January 19, 2010	Sheet 24	of 51

CHANNEL B: 512MB DDR3 (64M*16*4pcs)




HYNIX - AKD5LZGTW04

BOT Down

TOP Down


Park, M92M Use Channel B Memory Interface Only




TOP Up

BOT Up


Group-B0 VREF




Group-B1 VREF




MEM_B0 CLK




Group-B0 decoupling CAP



Group-B1 decoupling CAP




MEM_B1 CLK




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number MEMORY 2 channel B	Rev 1A
Date	Tuesday, January 19, 2010	Sheet 26 of 51

CRT SWITCH(CRT)




CRT(CRT)




27


LVDS(LDS)








LCD Power(LDS)



Backlight Control(LDS)




Lid Switch (HSR)




S	Yn
0	EV
1	IV

dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS



HDMI HPD(HDM)




HDMI LEVEL SHIFTER(HDM)


PS8101 :: AL008101000

UMA => PS8101 Exist
SG and Dis only => PS8101 del

28




PC0 internal PD
PC1 internal PD
DDCBUF_EN internal PD
CFG internal PD
DDC_EN internal PU




(HDM)

From EXT VGA




EMI reserve for HDMI(HDM)




Close connector


ESD Protect



HDMI connector(HDM)



(HDM)



S	Yn
0	EV
1	IV


PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Doc	Document Number	Rev
	HDM/DP	1A
Date	Tuesday, January 19, 2010	Sheet 28 of 51


AU6433 CardReader(MMC)

4 IN 1 CARD READER (MMC)



29




Main	DFHD36MS017
Second	DFHD38MS013




Close to connector




Lan/B(LAN)




Hole(OTH)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Lan/B & Hole	1A
Date:	Tuesday, January 19, 2010	Sheet 30 of 51

CODEC(ADO)



CODEC/AMP Power(ADO)




31




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC669X	1A
Date:	Tuesday, January 19, 2010	Sheet 31 of 51


SPEAKER AMP(AMP)




Modify on B test




AMP_G441 Power(ADO)



LINE-OUT/SPDIFO(AMP)



Main SPK and SUBWOOFER(AMP)




SUBWOOFER(AMP)


LFF for $f_c(-3dB)=500Hz$

SD : shutdown signal for IC10M=disable , HSD=enable


SHUTDOWN	TPA3110D1
1 (0V-0.8V)	SHUTDOWN
8 (2V - 10V)	ACTIVE




SUBWOOFER Power(AMP)




AMO GAIN(AMP)



MIC(AMP)




LINE IN(AMP)




PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number AMP/AUDIO JACK/WOOFER	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 32 of 51

2nd SATA HDD (HDD)




MAIN SATA HDD(HDD)



ODD SATA(ODD)




This ODD must be use eSATA Port





Wireless 1(MPC)


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4




Wireless 2 (MPC)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	MINI PCI-E card	1A
Date:	Tuesday, January 19, 2010	Sheet 34 of 51

USB(USB)




USB/B




35

POWER BOARD(UIF)





SW/B(UIF)




M/B(Battery) LED(uif)

36




			PROJECT : ZYB & ZYBA Quanta Computer Inc.	
Size	Document Number		Rev	
	POWER/LAUNCH/LED		1A	
Date:	Tuesday, January 19, 2010	Sheet	36	of 51


INT K/B(KBC)




TOUCHPAD(TPD)



BLUETOOTH CONNECTOR(BTM)




CPU FAN(THM)



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/TP/BT	1A
Date:	Tuesday, January 19, 2010	Sheet 37 of 51

EC(KBC)




I/O ADDRESS SETTING

38


SHBM=0: Enable shared memory with host BIOS

1/13 Confirm by vendor mail :
Disabled ('1') if using FW device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU




SPI FLASH



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add		
Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


HWPG




INTERNAL KEYBOARD STRIP SET



VR Cap.



POWER-ON Switch





SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA Thermal
SM Bus 4	

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number WPCE81 & FLASH	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 38 of 51








[PWM]

42

OCP: 18A
1.1V/13.5A



BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

$V_{out} = V_{FB} * (1 + R1/R2)$
 $V_{FB} = 0.75V$


$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
 $L(ripple\ current)$
 $= (19 - 1.1) * 1.1 (1u * 272k * 19)$
 $\sim 3.81A$
 $4.3m * 18 = RILIM * 20uA$
 $RILIM = 3.87K \text{ --- } 3.92K$

 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number +VTT (UP6111A)	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 42 of 51




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number VCCP +1.05V (UP6111A)	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 43 of 51




UMA &SG => +VGFX_AXG Exist
Discrete =>+VGFX AXG del




OCP:25~26A
 Rcomp is not populated
 OCP Threshold 20uA
 $R_i = 2.49K$, $I_{droopmax} = 19.81uA$
 Changing R_i can get different OCP point
 $LoadLine = 7mV/A$
 $LoadLine = (R_{droop} * I_{droopmax}) / I_{oc}$
 $R_{droop} = 8.87K$
 Changing R_{droop} can get different loadline

22A +VGFX_AXG

2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.











PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number +VGPU_IO (ISL62872)	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 47 of 51

IO_VID0	IO_VID1	+GPU_IO
0	0	1.101V
1	0	1.05V
0	1	1.0V
1	1	0.95V



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Discharge/1.8V)	1A
Date:	Tuesday, January 19, 2010	Sheet 48 of 51



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Thermal protect	1A
Date:	Tuesday, January 19, 2010	Sheet 49 of 51

