

Lenovo IdeaPad B570 Z570 V570

Sandy Bridge




Intel PCH Cougar Point

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

Block Diagram (UMA/Optimus co-lay)



Project code : 91.4PA01.001
PCB P/N : 10290
Revision : -SC

SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	UD85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6111CQHC 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTF

SYSTEM DC/DC UP6183AQAQ 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 3D3V_S5

SYSTEM DC/DC UP6111C 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24745 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

LDO RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0


SYSTEM DC/DC G9091-180T11U 24, 93	
INPUTS	OUTPUTS
3D3V_S5 3D3V_S0	1D5V_S5 1D8V_VGA_S0

LDO RT9026 46	
INPUTS	OUTPUTS
5V_S5	OD75V_S0

PCB LAYER	
L1:Top	L5:VCC
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Signal

BOM

緯創資通 Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.	
Block Diagram	
File	Rev
Size	Document Number
A3	LZ57
Date: Tuesday, March 28, 2011	Sheet 2 of 102



WWW.AliSaler.Com

SSID = CPU

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Lane reversal does not apply to
FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

delete R404&RN 401 @20100630

WWW.AliSaler.Com



BOM

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin-Ta Wu Rd., Hsinchu, Taiwan 300, Taiwan, R.O.C.

File



Size A3 Document Number L757 Rev -1

Date: Tuesday, March 28, 2011 Sheet 4 of 102

WWW.AliSaler.Com



SSID = CPU




WWW.AliSaler.Com



SSID = CPU

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

CPU#F

POWER

SANDY


PEG AND DDR

CORE SUPPLY

SVID




SENSE LINES

6 OF 8



VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top

No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.




BOM

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Han Tai Vilo Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
File	CPU (VCC CORE)
Rev	-1
Doc Number	LZ57
Date	Tuesday, March 28, 2011
Sheet	8 of 102

WWW.AliSaler.Com

SSID = CPU




WWW.AliSaler.Com

BOM


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Yu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.

File			CPU (VSS)
Size	Document Number	Rev	
K3	LZ57	-1	
Date:	Tuesday, March 25, 2011	Sheet	10 of 102

5 XDP_PREQ# >>> XDP_PREQ# 1 TP8515 Do Not Stuff
 5 XDP_PROV# >>> XDP_PROV# 1 TP8516 Do Not Stuff
 5 XDP_BPM0 >>> XDP_BPM0 1 TP8517 Do Not Stuff
 5 XDP_BPM1 >>> XDP_BPM1 1 TP8518 Do Not Stuff
 5 XDP_BPM2 >>> XDP_BPM2 1 TP8519 Do Not Stuff
 5 XDP_BPM3 >>> XDP_BPM3 1 TP8520 Do Not Stuff
 5 XDP_BPM4 >>> XDP_BPM4 1 TP8521 Do Not Stuff
 5 XDP_BPM5 >>> XDP_BPM5 1 TP8522 Do Not Stuff
 5 XDP_BPM6 >>> XDP_BPM6 1 TP8523 Do Not Stuff
 5 XDP_BPM7 >>> XDP_BPM7 1 TP8524 Do Not Stuff
 5 XDP_TDO >>> XDP_TDO 1 TP8525 Do Not Stuff
 5 XDP_TDI >>> XDP_TDI 1 TP8526 Do Not Stuff
 5 XDP_TRST# >>> XDP_TRST# 1 TP8527 Do Not Stuff
 5 XDP_TCLK >>> XDP_TCLK 1 TP8528 Do Not Stuff
 5 XDP_TMS >>> XDP_TMS 1 TP8528 Do Not Stuff
 5,19 XDP_DBRESET# >>> XDP_DBRESET# 1 TP8530 Do Not Stuff
 5,22,36,97 H_CPUVWRGD >>> H_CPUVWRGD 1



CAD Note: The resistor
 for HOOK2 should be
 placed such that the
 stub is very small
 on CFG0 net



BOM

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichu,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			XDP
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 25, 2011	Sheet	11 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 12 of	102

(Blanking)




BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 13 of	102

SSID = MEMORY

<< M.B_A[15:0] 6

6 M.B_SS2 >>>
6 M.B_SS1 >>>
6 M.B_DQ[63:0] >>>



<< M.B_DQS[7:0] 6
<< M.B_DQS[7:0] 6

6 M.B_DM0,DM0 >>>
6 M.B_DM0,DM0 >>>
7 M_VREF_CA,DMIM# >>>
7 M_VREF_DQ,DMIM# >>>
1437 DDR3_DRAIMST# >>>


M.B_A0	36	A0	NP1
M.B_A1	37	A1	NP2
M.B_A2	38	A2	NP3
M.B_A3	39	A3	NP4
M.B_A4	40	A4	NP5
M.B_A5	41	A5	NP6
M.B_A6	42	A6	NP7
M.B_A7	43	A7	NP8
M.B_A8	44	A8	NP9
M.B_A9	45	A9	NP10
M.B_A10	46	A10	NP11
M.B_A11	47	A11	NP12
M.B_A12	48	A12	NP13
M.B_A13	49	A13	NP14
M.B_A14	50	A14	NP15
M.B_A15	51	A15	NP16
M.B_SS2	52	SS2	NP17
M.B_SS1	53	SS1	NP18
M.B_DQ[63:0]	54	DQ[63:0]	NP19
M.B_DQ0	55	DQ0	NP20
M.B_DQ1	56	DQ1	NP21
M.B_DQ2	57	DQ2	NP22
M.B_DQ3	58	DQ3	NP23
M.B_DQ4	59	DQ4	NP24
M.B_DQ5	60	DQ5	NP25
M.B_DQ6	61	DQ6	NP26
M.B_DQ7	62	DQ7	NP27
M.B_DQ8	63	DQ8	NP28
M.B_DQ9	64	DQ9	NP29
M.B_DQ10	65	DQ10	NP30
M.B_DQ11	66	DQ11	NP31
M.B_DQ12	67	DQ12	NP32
M.B_DQ13	68	DQ13	NP33
M.B_DQ14	69	DQ14	NP34
M.B_DQ15	70	DQ15	NP35
M.B_DQ16	71	DQ16	NP36
M.B_DQ17	72	DQ17	NP37
M.B_DQ18	73	DQ18	NP38
M.B_DQ19	74	DQ19	NP39
M.B_DQ20	75	DQ20	NP40
M.B_DQ21	76	DQ21	NP41
M.B_DQ22	77	DQ22	NP42
M.B_DQ23	78	DQ23	NP43
M.B_DQ24	79	DQ24	NP44
M.B_DQ25	80	DQ25	NP45
M.B_DQ26	81	DQ26	NP46
M.B_DQ27	82	DQ27	NP47
M.B_DQ28	83	DQ28	NP48
M.B_DQ29	84	DQ29	NP49
M.B_DQ30	85	DQ30	NP50
M.B_DQ31	86	DQ31	NP51
M.B_DQ32	87	DQ32	NP52
M.B_DQ33	88	DQ33	NP53
M.B_DQ34	89	DQ34	NP54
M.B_DQ35	90	DQ35	NP55
M.B_DQ36	91	DQ36	NP56
M.B_DQ37	92	DQ37	NP57
M.B_DQ38	93	DQ38	NP58
M.B_DQ39	94	DQ39	NP59
M.B_DQ40	95	DQ40	NP60
M.B_DQ41	96	DQ41	NP61
M.B_DQ42	97	DQ42	NP62
M.B_DQ43	98	DQ43	NP63
M.B_DQ44	99	DQ44	NP64
M.B_DQ45	100	DQ45	NP65
M.B_DQ46	101	DQ46	NP66
M.B_DQ47	102	DQ47	NP67
M.B_DQ48	103	DQ48	NP68
M.B_DQ49	104	DQ49	NP69
M.B_DQ50	105	DQ50	NP70
M.B_DQ51	106	DQ51	NP71
M.B_DQ52	107	DQ52	NP72
M.B_DQ53	108	DQ53	NP73
M.B_DQ54	109	DQ54	NP74
M.B_DQ55	110	DQ55	NP75
M.B_DQ56	111	DQ56	NP76
M.B_DQ57	112	DQ57	NP77
M.B_DQ58	113	DQ58	NP78
M.B_DQ59	114	DQ59	NP79
M.B_DQ60	115	DQ60	NP80
M.B_DQ61	116	DQ61	NP81
M.B_DQ62	117	DQ62	NP82
M.B_DQ63	118	DQ63	NP83
M.B_DQ64	119	DQ64	NP84
M.B_DQ65	120	DQ65	NP85
M.B_DQ66	121	DQ66	NP86
M.B_DQ67	122	DQ67	NP87
M.B_DQ68	123	DQ68	NP88
M.B_DQ69	124	DQ69	NP89
M.B_DQ70	125	DQ70	NP90
M.B_DQ71	126	DQ71	NP91
M.B_DQ72	127	DQ72	NP92
M.B_DQ73	128	DQ73	NP93
M.B_DQ74	129	DQ74	NP94
M.B_DQ75	130	DQ75	NP95
M.B_DQ76	131	DQ76	NP96
M.B_DQ77	132	DQ77	NP97
M.B_DQ78	133	DQ78	NP98
M.B_DQ79	134	DQ79	NP99
M.B_DQ80	135	DQ80	NP100
M.B_DQ81	136	DQ81	NP101
M.B_DQ82	137	DQ82	NP102
M.B_DQ83	138	DQ83	NP103
M.B_DQ84	139	DQ84	NP104
M.B_DQ85	140	DQ85	NP105
M.B_DQ86	141	DQ86	NP106
M.B_DQ87	142	DQ87	NP107
M.B_DQ88	143	DQ88	NP108
M.B_DQ89	144	DQ89	NP109
M.B_DQ90	145	DQ90	NP110
M.B_DQ91	146	DQ91	NP111
M.B_DQ92	147	DQ92	NP112
M.B_DQ93	148	DQ93	NP113
M.B_DQ94	149	DQ94	NP114
M.B_DQ95	150	DQ95	NP115
M.B_DQ96	151	DQ96	NP116
M.B_DQ97	152	DQ97	NP117
M.B_DQ98	153	DQ98	NP118
M.B_DQ99	154	DQ99	NP119
M.B_DQ100	155	DQ100	NP120
M.B_DQ101	156	DQ101	NP121
M.B_DQ102	157	DQ102	NP122
M.B_DQ103	158	DQ103	NP123
M.B_DQ104	159	DQ104	NP124
M.B_DQ105	160	DQ105	NP125
M.B_DQ106	161	DQ106	NP126
M.B_DQ107	162	DQ107	NP127
M.B_DQ108	163	DQ108	NP128
M.B_DQ109	164	DQ109	NP129
M.B_DQ110	165	DQ110	NP130
M.B_DQ111	166	DQ111	NP131
M.B_DQ112	167	DQ112	NP132
M.B_DQ113	168	DQ113	NP133
M.B_DQ114	169	DQ114	NP134
M.B_DQ115	170	DQ115	NP135
M.B_DQ116	171	DQ116	NP136
M.B_DQ117	172	DQ117	NP137
M.B_DQ118	173	DQ118	NP138
M.B_DQ119	174	DQ119	NP139
M.B_DQ120	175	DQ120	NP140
M.B_DQ121	176	DQ121	NP141
M.B_DQ122	177	DQ122	NP142
M.B_DQ123	178	DQ123	NP143
M.B_DQ124	179	DQ124	NP144
M.B_DQ125	180	DQ125	NP145
M.B_DQ126	181	DQ126	NP146
M.B_DQ127	182	DQ127	NP147
M.B_DQ128	183	DQ128	NP148
M.B_DQ129	184	DQ129	NP149
M.B_DQ130	185	DQ130	NP150
M.B_DQ131	186	DQ131	NP151
M.B_DQ132	187	DQ132	NP152
M.B_DQ133	188	DQ133	NP153
M.B_DQ134	189	DQ134	NP154
M.B_DQ135	190	DQ135	NP155
M.B_DQ136	191	DQ136	NP156
M.B_DQ137	192	DQ137	NP157
M.B_DQ138	193	DQ138	NP158
M.B_DQ139	194	DQ139	NP159
M.B_DQ140	195	DQ140	NP160
M.B_DQ141	196	DQ141	NP161
M.B_DQ142	197	DQ142	NP162
M.B_DQ143	198	DQ143	NP163
M.B_DQ144	199	DQ144	NP164
M.B_DQ145	200	DQ145	NP165
M.B_DQ146	201	DQ146	NP166
M.B_DQ147	202	DQ147	NP167
M.B_DQ148	203	DQ148	NP168
M.B_DQ149	204	DQ149	NP169
M.B_DQ150	205	DQ150	NP170
M.B_DQ151	206	DQ151	NP171
M.B_DQ152	207	DQ152	NP172
M.B_DQ153	208	DQ153	NP173
M.B_DQ154	209	DQ154	NP174
M.B_DQ155	210	DQ155	NP175
M.B_DQ156	211	DQ156	NP176
M.B_DQ157	212	DQ157	NP177
M.B_DQ158	213	DQ158	NP178
M.B_DQ159	214	DQ159	NP179
M.B_DQ160	215	DQ160	NP180
M.B_DQ161	216	DQ161	NP181
M.B_DQ162	217	DQ162	NP182
M.B_DQ163	218	DQ163	NP183
M.B_DQ164	219	DQ164	NP184
M.B_DQ165	220	DQ165	NP185
M.B_DQ166	221	DQ166	NP186
M.B_DQ167	222	DQ167	NP187
M.B_DQ168	223	DQ168	NP188
M.B_DQ169	224	DQ169	NP189
M.B_DQ170	225	DQ170	NP190
M.B_DQ171	226	DQ171	NP191
M.B_DQ172	227	DQ172	NP192
M.B_DQ173	228	DQ173	NP193
M.B_DQ174	229	DQ174	NP194
M.B_DQ175	230	DQ175	NP195
M.B_DQ176	231	DQ176	NP196
M.B_DQ177	232	DQ177	NP197
M.B_DQ178	233	DQ178	NP198
M.B_DQ179	234	DQ179	NP199
M.B_DQ180	235	DQ180	NP200
M.B_DQ181	236	DQ181	NP201
M.B_DQ182	237	DQ182	NP202
M.B_DQ183	238	DQ183	NP203
M.B_DQ184	239	DQ184	NP204
M.B_DQ185	240	DQ185	NP205
M.B_DQ186	241	DQ186	NP206
M.B_DQ187	242	DQ187	NP207
M.B_DQ188	243	DQ188	NP208
M.B_DQ189	244	DQ189	NP209
M.B_DQ190	245	DQ190	NP210
M.B_DQ191	246	DQ191	NP211
M.B_DQ192	247	DQ192	NP212
M.B_DQ193	248	DQ193	NP213
M.B_DQ194	249	DQ194	NP214
M.B_DQ195	250	DQ195	NP215
M.B_DQ196	251	DQ196	NP216
M.B_DQ197	252	DQ197	NP217
M.B_DQ198	253	DQ198	NP218
M.B_DQ199	254	DQ199	NP219
M.B_DQ200	255	DQ200	NP220
M.B_DQ201	256	DQ201	NP221
M.B_DQ202	257	DQ202	NP222
M.B_DQ203	258	DQ203	NP223
M.B_DQ204	259	DQ204	NP224
M.B_DQ205	260	DQ205	NP225
M.B_DQ206	261	DQ206	NP226
M.B_DQ207	262	DQ207	NP227
M.B_DQ208	263	DQ208	NP228
M.B_DQ209	264	DQ209	NP229
M.B_DQ210	265	DQ210	NP230
M.B_DQ211	266	DQ211	NP231
M.B_DQ212	267	DQ212	NP232
M.B_DQ213	268	DQ213	NP233
M.B_DQ214	269	DQ214	NP234
M.B_DQ215	270	DQ215	NP235
M.B_DQ216	271	DQ216	NP236
M.B_DQ217	272	DQ217	NP237
M.B_DQ218	273	DQ218	NP238
M.B_DQ219	274	DQ219	NP239
M.B_DQ220	275	DQ220	NP240
M.B_DQ221	276	DQ221	NP241
M.B_DQ222	277	DQ222	NP242
M.B_DQ223	278	DQ223	NP243
M.B_DQ224	279	DQ224	NP244
M.B_DQ225	280	DQ225	NP245
M.B_DQ226	281	DQ226	NP246
M.B_DQ227	282	DQ227	NP247
M.B_DQ228	283	DQ228	NP248
M.B_DQ229	284	DQ229	NP249
M.B_DQ230	285	DQ230	NP250
M.B_DQ231	286	DQ231	NP251
M.B_DQ232	287	DQ232	NP252
M.B_DQ233	288	DQ233	NP253
M.B_DQ234	289	DQ234	NP254
M.B_DQ235	290	DQ235	NP255
M.B_DQ236	291	DQ236	NP256
M.B_DQ237	292	DQ237	NP257
M.B_DQ238	293	DQ238	NP258
M.B_DQ239	294	DQ239	NP259
M.B_DQ240	295	DQ240	NP260
M.B_DQ241	296	DQ241	NP261
M.B_DQ242	297	DQ242	NP262
M.B_DQ243	298	DQ243	NP263
M.B_DQ244	299	DQ244	NP264
M.B_DQ245	300	DQ245	NP265
M.B_DQ246	301	DQ246	NP266
M.B_DQ247	302	DQ247	NP267
M.B_DQ248	303	DQ248	NP268
M.B_DQ249	304	DQ249	NP269
M.B_DQ250	305	DQ250	NP270
M.B_DQ251	306	DQ251	NP271
M.B_DQ252	307	DQ252	NP272
M.B_DQ253	308	DQ253	NP273
M.B_DQ254	309	DQ254	NP274
M.B_DQ255	310	DQ255	NP275
M.B_DQ256	311	DQ256	NP276
M.B_DQ257	312	DQ257	NP277
M.B_DQ258	313	DQ258	NP278
M.B_DQ259	314	DQ259	NP279
M.B_DQ260	315	DQ260	NP280
M.B_DQ261	316	DQ261	NP281
M.B_DQ262	317	DQ262	NP282
M.B_DQ263	318	DQ263	NP283
M.B_DQ264	319	DQ264	NP284
M.B_DQ265	320	DQ265	NP285
M.B_DQ266	321	DQ266	NP286
M.B_DQ267	322	DQ267	NP287
M.B_DQ268	323	DQ268	NP288
M.B_DQ269	324	DQ269	NP289
M.B_DQ270	325	DQ270	NP290
M.B_DQ271	326	DQ271</	

(Blanking)


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 16 of 102




SSID = PCH










Al# swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Al# swap override/Top-Block Swap Override enabled High = Default






BOOT BIOS Strap	BOOT BIOS Location
0	LPC
0	Reserved
1	Reserved
1	SPI(Default)



Cougar Point




USB Ext. port 1 (HS)
External debug port use on Huron river platform



20100725 Annie modify

CRB = 2.2K
CEKLT: 1K



DMI & FDI Termination Voltage




Set to Vss when Low
Set to Vcc when HIGH

Danbury Technology:
Disabled when Low.
Enable when High.

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (Left Side)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	E-SATA / USB Ext. port 4
9	USB Ext. port 2(CardReader BD)
10	USB Ext. port 3 (RJ45_BD)
11	Mini Card1 (WLAN)
12	CAMERA
13	X

SW programing USB_OC#12_13 for USB 9



WWW.AliSaler.Com

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.		
File	PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev
K3	LZ57	-1
Date:	Tuesday, March 25, 2011	Sheet 18 of 102

4 DMI_RXN[3:0]   

4 DMI_RXP[3:0]   

4 DMI_TXN[3:0]   

4 DMI_TXP[3:0]   


4	DML_RXN0	~	~	~	~
4	DML_RXN1	~	~	~	~
4	DML_RXN2	~	~	~	~
4	DML_RXN3	~	~	~	~
4	DML_RXP0	~	~	~	~
4	DML_RXP1	~	~	~	~
4	DML_RXP2	~	~	~	~
4	DML_RXP3	~	~	~	~
4	DML_TXN0	~	~	~	~
4	DML_TXN1	~	~	~	~
4	DML_TXN2	~	~	~	~
4	DML_TXN3	~	~	~	~
4	DML_TXP0	~	~	~	~
4	DML_TXP1	~	~	~	~
4	DML_TXP2	~	~	~	~
4	DML_TXP3	~	~	~	~

1D05V_VTT

R1901 1 49D9R2F-GP DMI2_COMP R BJ24 DMI2_ZCOMP


R1902 1 750R2F-GP DMI2_IRCOMP BG25 DMI2_IRCOMP

RBIAS CPY BH21 DMI2_RBIAS




```
delay 200 ms
```

Timing diagram for PM_SLP_S3W signal. The diagram shows several input signals: SUS_PWR_ACK, PM_PWRBTN#, AC_PRESENT, and BATLOW#. The PM_SLP_S3W signal is shown as a red line with a green trace. It transitions from high to low at approximately 11.2797s, coinciding with the PM_PWRBTN# signal going high. The signal remains low until approximately 27.3637s, where it transitions back to high. The diagram includes annotations for signal names, pin numbers, and timing values.




```
PCIE_WAKE#
CRB : 1K
CEKLT: 10K
```


PWRBIN#
This signal has an internal pull-up resistor



Deep S4/S5 **Not** Supported



- 1.VccSWUS_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.SLPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



BOM



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title **PCH (DM /FD/PM)**

Size A3	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011	Sheet 19 of	102




[illegible]

SSID = PCH



This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled High for Huron River platform.
co-operate with R2310








PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



Note:
For PCH debug with XDP, need to NO STUFF R2218



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.





PLL ON DIE VR ENABLE

```
NOTE: This signal has a weak internal pull-up
20K
ENABLED -- HIGH (R2212 UNSTUFFED)  DEFAULT
DISABLED -- LOW  (R2212 STUFFED)
```

PLL_ODVR_EN **DY** 1 R2212 Do Not Stu

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED


GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title			
PCH (GPIO/CPU)			
Size A3	Document Number LZ57		Rev -1
Date:	uesday, March 28, 2011	Sheet 22 of	102

WWW.AliSaler.Com



SSID = PCH

PCH1H		8 OF 10	
H5	VSS		
AA17	VSS	AK38	VSS
AA2	VSS	AK4	VSS
AA3	VSS	AK42	VSS
AA33	VSS	AK46	VSS
AA34	VSS	AK6	VSS
AB11	VSS	AL16	VSS
AB14	VSS	AL17	VSS
AB39	VSS	AL19	VSS
AB4	VSS	AL2	VSS
AB43	VSS	AL21	VSS
AB5	VSS	AL23	VSS
AB7	VSS	AL26	VSS
AC19	VSS	AL27	VSS
AC2	VSS	AL31	VSS
AC21	VSS	AL33	VSS
AC24	VSS	AL34	VSS
AC33	VSS	AL46	VSS
AC34	VSS	AM11	VSS
AC48	VSS	AM14	VSS
AD10	VSS	AM36	VSS
AD11	VSS	AM39	VSS
AD14	VSS	AM43	VSS
AD13	VSS	AM46	VSS
AD19	VSS	AM46	VSS
AD24	VSS	AM7	VSS
AD26	VSS	AN2	VSS
AD27	VSS	AN29	VSS
AD33	VSS	AN3	VSS
AD34	VSS	AN31	VSS
AD36	VSS	AP12	VSS
AD37	VSS	AP19	VSS
AD38	VSS	AP28	VSS
AD39	VSS	AP30	VSS
AD4	VSS	AP32	VSS
AD40	VSS	AP38	VSS
AD42	VSS	AP4	VSS
AD43	VSS	AP42	VSS
AD45	VSS	AP46	VSS
AD46	VSS	AP8	VSS
AD8	VSS	AP2	VSS
AE2	VSS	AP48	VSS
AE3	VSS	AT11	VSS
AE10	VSS	AT13	VSS
AE12	VSS	AT16	VSS
AD14	VSS	AT22	VSS
AD16	VSS	AT26	VSS
AE16	VSS	AT28	VSS
AE19	VSS	AT30	VSS
AE24	VSS	AT32	VSS
AE26	VSS	AT34	VSS
AE27	VSS	H10	VSS
AE29	VSS	AT39	VSS
AE31	VSS	AT42	VSS
AE39	VSS	AT46	VSS
AE4	VSS	AT7	VSS
AE43	VSS	AL24	VSS
AE42	VSS	AU30	VSS
AE46	VSS	AV16	VSS
AE7	VSS	AV2	VSS
AE7	VSS	AV20	VSS
AE8	VSS	AV24	VSS
AG19	VSS	AV30	VSS
AG2	VSS	AV38	VSS
AG31	VSS	AV4	VSS
AG48	VSS	AV43	VSS
AH11	VSS	AV8	VSS
AH3	VSS	AW14	VSS
AH36	VSS	AW18	VSS
AH39	VSS	AW2	VSS
AH40	VSS	AW22	VSS
AH42	VSS	AW26	VSS
AH46	VSS	AW28	VSS
AH7	VSS	AW32	VSS
AJ19	VSS	AW34	VSS
AJ21	VSS	AW36	VSS
AJ24	VSS	AW40	VSS
AJ33	VSS	AW48	VSS
AJ48	VSS	AW11	VSS
AK12	VSS	AW12	VSS
AK3	VSS	AW22	VSS

COUGAR- GP-U2-NF



PCH1I

9 OF 10

Cougar
Point

AY4	VSS	H46	VSS
AY42	VSS	K18	VSS
AY46	VSS	K28	VSS
AY5	VSS	K38	VSS
B11	VSS	K46	VSS
B15	VSS	K7	VSS
B19	VSS	L18	VSS
B2	VSS	L2	VSS
B27	VSS	L20	VSS
B31	VSS	L26	VSS
B35	VSS	L28	VSS
B39	VSS	L36	VSS
B7	VSS	L48	VSS
F45	VSS	M12	VSS
BB12	VSS	P16	VSS
BB16	VSS	M18	VSS
BB20	VSS	M22	VSS
BB22	VSS	M24	VSS
BB24	VSS	M30	VSS
BB28	VSS	M32	VSS
BB30	VSS	M34	VSS
BB38	VSS	M38	VSS
BB4	VSS	M4	VSS
BB46	VSS	M42	VSS
BC14	VSS	M46	VSS
BC18	VSS	M8	VSS
BC22	VSS	N18	VSS
BC22	VSS	P30	VSS
BC26	VSS	N47	VSS
BC32	VSS	P11	VSS
BC34	VSS	P18	VSS
BC36	VSS	I33	VSS
BC40	VSS	P40	VSS
BC42	VSS	P43	VSS
BC46	VSS	P47	VSS
BC46	VSS	P7	VSS
BC5	VSS	R2	VSS
BE22	VSS	R48	VSS
BE26	VSS	T12	VSS
BE46	VSS	T31	VSS
BE10	VSS	T37	VSS
BE12	VSS	T4	VSS
BE16	VSS	W04	VSS
BE20	VSS	T46	VSS
BE22	VSS	T47	VSS
BE24	VSS	T8	VSS
BE28	VSS	V11	VSS
BE28	VSS	V17	VSS
BD3	VSS	V26	VSS
BF30	VSS	V27	VSS
BF38	VSS	V29	VSS
BF40	VSS	V31	VSS
BF5	VSS	V36	VSS
BG17	VSS	V39	VSS
BG21	VSS	V43	VSS
BG33	VSS	V7	VSS
BG44	VSS	W07	VSS
BG8	VSS	W19	VSS
BH11	VSS	W2	VSS
BH15	VSS	W27	VSS
BH17	VSS	W48	VSS
BH18	VSS	V12	VSS
BH2	VSS	V36	VSS
BH27	VSS	V4	VSS
BH31	VSS	V42	VSS
BH33	VSS	V46	VSS
BH35	VSS	V8	VSS
BH35	VSS	BC29	VSS
BH43	VSS	N24	VSS
BD7	VSS	AJ3	VSS
D3	VSS	AD47	VSS
D12	VSS	B43	VSS
D16	VSS	BE10	VSS
D18	VSS	BG41	VSS
D24	VSS	G14	VSS
D24	VSS	H16	VSS
D28	VSS	I36	VSS
D30	VSS	BC22	VSS
D32	VSS	BC24	VSS
D34	VSS	C22	VSS
D38	VSS	AP13	VSS
D42	VSS	M14	VSS
D8	VSS	AP3	VSS
E18	VSS	AP1	VSS
E26	VSS	BE16	VSS
G18	VSS	BC16	VSS
G20	VSS	BC28	VSS
G26	VSS	BJ28	VSS
G28	VSS		
G36	VSS		
G46	VSS		
H12	VSS		
H18	VSS		
H22	VSS		
H24	VSS		
H26	VSS		
H30	VSS		
H32	VSS		
H34	VSS		
F3	VSS		

COUGAR- GP-U2-NF



BOM

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipexi Hsien 301, Taiwan, R.O.C.

File

PCH (VSS)

Size

K3

Document Number

LZ57

Rev

-1

Date

Tuesday, March 25, 2011

Sheet

25

of


102

WWW.AliSaler.Com

(Blanking)

BOM



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LZ57	-1
Date: Tuesday, March 29, 2011		Sheet 26 of 102




SSID = Thermal

Thermal sensor

Close to PCH on top side.




T8




CPU backside or inside the socket



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



SHDN --> 2N3904 ON External diode




pin6, ALERT# OD
pin7, SYS_SHDN# OD



BOM		Wistron Corporation	
緯創資通		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichia, Taipei 11521, Taiwan, R.O.C.	
File	Document Number	Rev	
Thermal P2800/Fan Controller P2793	LZ57	-1	
Date: Tuesday, March 25, 2011	Sheet 28	of	102

WWW.AliSaler.Com




blanking








BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 30 of 102

Pin-XTAL2 is External Clock Input Pin.
R3121 is need when using external clock source.



10/100(UMA): 71.08105.A03



BOM			
緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RTS5159 (CARD READER)			
Size	Document Number		Rev
A3	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet 32 of	102

(Blanking)


BOM

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Reserved					
Size	Document Number				Rev
A4	LZ57				-1
Date: Tuesday, March 29, 2011		Sheet 33		of 102	

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 34	of 102



WWW.AliSaler.Com



BOM		緯創資通 Wistron Corporation	
File		USB 3.0 Controller	
Size	Document Number	LZ57	
Date	Tuesday, March 25, 2011	Sheet	35 of 102

Power Sequence




SSID = Reset.Suspend





Run Power




WWW.AliSaler.Com



⑤ S3 Power Reduction X01 20091111



BOM		緯創資通 Wistron Corporation	
		21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsichu, Taipei 10521, Taiwan, R.O.C.	
File		ADAPTER	
Size	Document Number	Rev	
K3	LZ57	-1	
Date:	Tuesday, March 25, 2011	Sheet	37 of 102




BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 321, Taiwan, R.O.C.


File	DCIN_JACK		
Size	Document Number	LZ57	Rev -1
Date	Tuesday, March 29, 2011	Sheet	38 of 102


AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k (64.18735.6D)L	49.9k	80w	137k	49.9k
90w	121k (64.12135.6D)L	49.9k	120w	76.8k (64.76825.6D)L	49.9k




WWW.AliSaler.Com

BOM		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 30521, Taiwan, R.O.C.			
File		Charger BQ24745	
Size	Document Number	LZ57	
Date: Tuesday, March 29, 2011	Sheet	40	of 102









BOM

緯創資通 Wistron Corporation 21F, 89, Sec.1, Main Ta Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
DC/DC CPU CORE3_NCP6131		
Size	Document Number	Rev
	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 44 of 102




TPS51218 for 1D05V




$$V_{out} = 0.704V * (R1 + R2) / R2$$

BOM

緯創資通 Wistron Corporation	
21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V	
Size	Document Number
Rev	-1
Date: Tuesday, March 28, 2011	Drawn: 45 of 102



RT9026 for 0D75V_S3




BOM

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsichien,
Taichung 404, Taiwan, R.O.C.

File: TP51128 1D5V & RT9026PFP-GP 0D75V
Docu: Document Number
Date: Tuesday, March 25, 2011 Sheet: 46 of 102

RT9025 for 1D8V_S0

RT8015B for 1D8V_S0



WWW.AliSaler.Com



BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title				1D8V_RT9025			
Size		Document Number					Rev
		LZ57					-1
Date: Tuesday, March 29, 2011				Sheet 47		of 102	

SSID = VIDEO


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO



BOM




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD Connector		
Size A3	Document Number: L757	Rev -1
Date: 1/25/2017, March 29, 2011	Sheet 49	of 102


WWW.AliSaler.Com

HDMI CONNECTOR



Close to HDMI Connector



HDMI1



HDMI DDC Passive Level Shifter



ROM

緯創資通

Wistron Corporation
21F, 88, Sec. 1 Hsin Tai Wu Rd. Hsichih

Title

HDMI Level Shifter/Connector

Size

Document Number

Date: Tuesday, March 29, 2011

Sheet 51 of 102	-1
-----------------	----

(Blanking)

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 53	of 102

(Blanking)


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Reserved	
Size	Document Number
A4	LZ57
Date:	Tuesday, March 29, 2011
Sheet	54 of 102
Rev	-1

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 55 of 102

SSID = SATA



SATA HDD Connector



ODD Connector


SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SUPPORT ZERO SATA ODD

SATA Zero Power ODD






BOM


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD			
Size A3	Document Number		Rev
	LZ57		-1
Date	Tuesday, March 29, 2011		Sheet 56 of 102

WWW.AliSaler.Com



INTERNAL STEREO SPEAKERS



ROM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MIC/SPEAKER/AUDIO JACK			
File	Document Number	Rev	
A3	LZ57	-1	
Date:	108397, March 29, 2011	Sheet	58 of 102

Reserved

BOM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Reserved

Size
A3

Document Number
LZ57

Rev
-1


Date
Tuesday, March 29, 2011

Sheet
69


of
102

SSID = USB

RJ45_USB Board USB Power



I/O Board USB Power



BOM

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size

Document Number

LZ57

Rev


-1

Date: Tuesday, March 29, 2011

Sheet 61 of 102

WWW.AliSaler.Com

Left Side USB Power Switch



WWW.AliSaler.Com

WWW.AliSaler.Com

BT1

7 1 2 3 4 5 6 8

3D3V_BT_S0

USB_PN3_18

USB_PP3_18

BT_LED_1

Do Not Stuff

AFTP160

GP


ACES-CON6-1-GP-U1

TP6303

20.F0772.006


2ND = 20.F1804.006

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Bluetooth	
Document Number	Rev
LZ57	-1
Tuesday, March 29, 2011	Sheet 63 of 102



LA47 change to 3D3V_S0

Finger Printer Connector




BOM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RESERVED	
Size A4	Document Number
LZ57	
Date: Tuesday, March 29, 2011	Sheet 64 of 102
Rev -1	

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title
MINICARD(WLAN)/ITP CONN

Size A3	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011	Sheet 65 of 102	

WWW.AliSaler.Com

SSID = Wireless

Mini Card Connector(WWAN)




BOM

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.




Title		WWAN Connector	
Size	Document Number	LZ57	Rev
A3			-1
Date:	Tuesday, March 25, 2011	Sheet	66 of 102



102




Power button LED(White)



WWW.AliSaler.Com


Internal KeyBoard Connector



ID KEY MATRIX	SENSE			
	27	28	29	30
	ID0	ID1	ID2	GND
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND


————<<<KROW[0..7] 27

————>>>KCOL[0..17] 27




For LZ57
20100903


1757



```
SSID = Touch.Pad
```




20.K0465.004




BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Key Board/Touch Pad			
Size A3	Document Number	Rev	
	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet 69	of 102



Date: Tuesday, March 29, 2011 Sheet 70 of 102



BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Dubug connector		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 71 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 72	of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 73 of 102

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 74 of	102

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
New Card	
Size A4	Document Number LZ57
Date: Tuesday, March 29, 2011	Rev -1
Sheet 75 of 102	

(Blanking)


BOM

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 76 of 102



(Blanking)

BOM


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 77 of 102



LA57 => Digital Mic



G-Sensor




STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



	ADXL322 LIS244AL LIS34AL	No Accel
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 80 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 81 of	102

RJ45 USB CONN.



Card Reader Board CONN.




WWW.AliSaler.Com





BOM		 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		IO Board Connector Rev. -1	
Size A3	Document Number		
	L757		
Date:	Tuesday, March 25, 2011	Sheet 82 of 102	

[illegible]

HDMI Interface









I2CA=>CRT, I2CC=>LVDS.



TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsug 64Mx16 0011
	72-52G63.00U 72-52G63.10U	72-42164.C0U 72-42164.D0U	72.51G63.C0U	72.41164.H0U
ROM_SI	34.8Kohm	45.3Kohm	15Kohm	20Kohm
PD R8627	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL



LOGIC

TABLE NVIDIA



	N12P-GE DEV ID: 0xDF5	N12P-GV DEV ID: TBD	N12P-GV1 DEV ID: 0xDF7	N11P-GS DEV ID: 0xDF0	N12M-GE DEV ID: 0xA7A	N11M-GE2 DEV ID: 0xA70
STRAP2	PD R8635 30Kohm	TBD	PD R8635 45Kohm	PD R8635 5Kohm	PU R8634 15Kohm	PD R8635 5Kohm
	64.30025.6DL		64.45325.6DL	64.51015.6DL	64.15025.6DL	64.51015.6DL


LOGIC

	W12P-GE	W12P-GV	W12P-GV1	W12P-GE	W12P-GE
PD R8635	PD R8635	PD R8635	PD R8635	PD R8635	PD R8635
PD R8635	PD R8635	PD R8635	PD R8635	PD R8635	PD R8635


WWW.AliSaler.Com

EDP 50A (TDP 37W)





FB CMD mapping Mode D-N12x






VIDEO FRAME BUFFER PORT A

8254


緯創資通 Wistron Corporation 21F, 8F, 5th Fl., Hsin-Tai Hsu Rd., Hsinshu, Taipei 11511, Taiwan, R.O.C.	
Part	VRAM CHANNEL-A
Doc#	Document Number
Rev	LZ57
Date	Issued: March 26, 2011
Drawn	By: [Signature]
Check	By: [Signature]

WWW.AliSaler.Com




VIDEO FRAME BUFFER PORT A	
<div> <div> </div> <div> Wistron Corporation 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, Taiwan, R.O.C. </div> </div>	
<div> <div> </div> <div> VRAM CHANNEL-A </div> </div>	
Rev	-1
Date	2010.03.26.2011
Drawn	89
Check	102


WWW.AliSaler.Com



DG requires 4x0.1uF and 8x1.0uF per VRAM chip




SSID = PWR.Plane.Regulator_GFX




WWW.AliSaler.Com

DC/DC


+3VS to 3.3V_DELAY Transfer





+3VS to 1.8V Transfer



1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



(Blanking)

(Blanking)

BOM

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

Document Number

Rev

A3

LZ57

-1

Date

Tuesday, March 29, 2011

Sheet

95

of

102


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 96	of 102


CPU Plate





VGA Std-Off



Structure boss




MiniPCI Std-Off




POWER TESTING POINT--TOP





POWER TESTING POINT--Bottom



Check test point



Test Point 放在 Dimm Door 打開可量測處



BOM

緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size A3	Document Number	Rev -1
Date: Tuesday, March 28, 2011		Sheet 67 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet 98 of	102

Intel® Power Up Sequence


(AC mode)



red word: KBC GPIO




(DC mode)

red word: KBC GPIO






PCH SMBus Block Diagram




KBC SMBus Block Diagram



WWW.AliSaler.Com

Thermal Block Diagram



Audio Block Diagram

