

# Compal Confidential

## NAWE6 Schematics Document

AMD Danube

Champlain Processor with RS880M/SB820/Park VGA

2010-02-24

LA5754 REV: 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DESIGN AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE6 LA-5754P	0.2
				Date: Monday, March 01, 2010	Sheet 1 of 47



**Model Name : AMD Danube + Park**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE6 LA-5754P
				Date	Monday, March 01, 2010
				Sheet	2 of 47



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.75VS	+0.75VS LDO power rail for DDR3 VTT	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	EMC1402-1 (CPU)	100_1100b	4CH
			EMC1412-A (GPU)	111_1100b	7CH
			EMC1403-2 (DDR,WWAN)	100_1101b	4DH

EC SM Bus2 address

SB820  
SM Bus 0 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2		
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		

SB820  
SM Bus 1 address


STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOM Config  
UMA only SKU: UMA@  
DIS ONLY (Park S3): DIS@  
EXT CLK Mode:EXT@  
INT CLK mode:INT@  
LAN GIGA: 8151@  
LAN 100: 8152@  
CMOS@  
BT@  
3G@  
S@  
H@


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Page 3 of 8	Document Number	Rev 0.2
				NAWE6 LA-5754P		
				Date	Monday, March 01, 2010	Sheet 3 of 47



[10] H\_CADIP[0..15] H\_CADIP[0..15] [10]  
[10] H\_CADIN[0..15] H\_CADIN[0..15] [10]  
H\_CADOP[0..15] H\_CADOP[0..15] [10]  
H\_CADON[0..15] H\_CADON[0..15] [10]




FOX\_P26382A-284S-41F\_Champian  
ME@



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE6 LA-5754P	0.2
				Date: Monday, March 01, 2010	Sheet 4 of 47




## Processor DDR3 Memory Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	AMD CPU S1G4 DDRII I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom	Rev 0.2
				NAWE6 LA-5754P	
Date: Monday, March 01, 2010		Sheet 5 of 47			







The schematic diagram illustrates the power supply connections for the CPU. It features a +1.5V rail at the top. Five horizontal lines represent the power supply lines for different CPU components:

- CPU\_SVC**: Connected to the +1.5V rail via resistor R19 (1K 0402 5%).
- CPU\_SVD**: Connected to the +1.5V rail via resistor R20 (1K 0402 5%).
- CPU\_TEST25H**: Connected to the +1.5V rail via resistor R22 (510\_0402\_5%) and R23 (510\_0402\_5%).
- CPU\_TEST25L**: Connected to the +1.5V rail via resistor R26 (510\_0402\_5%) and R27 (510\_0402\_5%).
- CPU\_TEST27**: Connected to the +1.5V rail via resistor R28 (1K 0402 5%).

Each connection is labeled with the component name and the resistor value and tolerance. The resistors are shown in a standard schematic notation with a zigzag line and the value/tolerance text next to it.

The diagram illustrates a test setup with 10 channels. Each channel is labeled on the left with a CPU identifier (CPU\_TEST12 through CPU\_TEST25). To the right of each CPU label, there is a resistor symbol (zigzag line) and a capacitor symbol (two parallel lines). The resistors are labeled R29, R30, R31, R32, R33, R34, R35, and R26. The capacitors are all labeled 1K\_0402\_5%. The components are connected in a series configuration across the channels.





### VDD(+CPU\_CORE) decoupling.

**Near CPU Socket**

**Under CPU Socket**

**Under CPU Socket**

**Between CPU Socket and DIMM**


180PF Qt'y follow the distance between CPU socket and DIMM0. <2.5inch>

## +CPU\_CORE\_NB decoupling.

### VDDR decoupling.



The diagram illustrates the VDDR decoupling layout, divided into three main sections:

- Near Power Supply:** Shows the connection from the +CPU\_VDDR supply to the first decoupling capacitor, C56 (150U\_B\_6.3VM\_R40M), which is connected to the first decoupling capacitor, C55 (22U\_0805\_6.3VM6M).
- Near CPU Socket Right side:** Shows a series of decoupling capacitors (C57 to C70) connected to the +CPU\_VDDR supply. The capacitors are: C57 (4.7U\_0805\_10V4Z), C58 (4.7U\_0805\_10V4Z), C59 (0.22U\_0603\_16V4Z), C60 (0.22U\_0603\_16V4Z), C61 (1000P\_0402\_50V7K), C62 (1000P\_0402\_50V7K), C63 (180P\_0402\_50V8J), and C70 (180P\_0402\_50V8J).
- Near CPU Socket Left side:** Shows a series of decoupling capacitors (C76 to C83) connected to the +CPU\_VDDR supply. The capacitors are: C76 (4.7U\_0805\_10V4Z), C77 (4.7U\_0805\_10V4Z), C78 (0.22U\_0603\_16V4Z), C79 (0.22U\_0603\_16V4Z), C80 (1000P\_0402\_50V7K), C81 (1000P\_0402\_50V7K), C82 (180P\_0402\_50V8J), and C83 (180P\_0402\_50V8J).



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	AMD CPU S1G4 PWR & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE6 LA-5754P	
				Date	Monday, March 01, 2010	Sheet
				Rev	0.2	








<Address: 00>


WWW.AliSaler.Com






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	DDR II SO-DIMM 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE6 LA-5754P
				Date	Monday, March 01, 2010
				Sheet	9 of 47






PCIE GTX C MRX P0		D4	GFX_RXP0P	GFX_TX0P0	A5	PCIE_MTX_GRX_P0	C95	1	DIS#	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N0
PCIE GTX C MRX N0	C4	GFX_RX0N	GFX_TX0N	A5	PCIE_MTX_GRX_N0	C96	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N0</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N0	
PCIE GTX C MRX N1	B3	GFX_RX1P	GFX_TX1P	B4	PCIE_MTX_GRX_N1	C97	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N1</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N1	
PCIE GTX C MRX P2	C2	GFX_RX1N	GFX_TX1N	C3	PCIE_MTX_GRX_P2	C98	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P2</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P2	
PCIE GTX C MRX N2	C1	GFX_RX2P	GFX_TX2P	B2	PCIE_MTX_GRX_N2	C100	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N2</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N2	
PCIE GTX C MRX P3	E5	GFX_RX3P	GFX_TX3P	D1	PCIE_MTX_GRX_P3	C101	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P3</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P3	
PCIE GTX C MRX N3	G6	GFX_RX3N	GFX_TX3N	D2	PCIE_MTX_GRX_N3	C102	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N3</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N3	
PCIE GTX C MRX P4	G5	GFX_RX4P	GFX_TX4P	E2	PCIE_MTX_GRX_P4	C103	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P4</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P4	
PCIE GTX C MRX N4	G6	GFX_RX4N	GFX_TX4N	F1	PCIE_MTX_GRX_N4	C104	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N4</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N4	
PCIE GTX C MRX P5	H5	GFX_RX5P	GFX_TX5P	E4	PCIE_MTX_GRX_P5	C105	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P5</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P5	
PCIE GTX C MRX N5	H6	GFX_RX5N	GFX_TX5N	F3	PCIE_MTX_GRX_N5	C106	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N5</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N5	
PCIE GTX C MRX P6	J5	GFX_RX6P	GFX_TX6P	F1	PCIE_MTX_GRX_P6	C107	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P6</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P6	
PCIE GTX C MRX N6	J5	GFX_RX6N	GFX_TX6N	F2	PCIE_MTX_GRX_N6	C108	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N6</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N6	
PCIE GTX C MRX P7	J7	GFX_RX7P	GFX_TX7P	F3	PCIE_MTX_GRX_P7	C109	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P7</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P7	
PCIE GTX C MRX N7	L7	GFX_RX7N	GFX_TX7N	H1	PCIE_MTX_GRX_N7	C111	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N7</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N7	
PCIE GTX C MRX P8	L6	GFX_RX8P	GFX_TX8P	H2	PCIE_MTX_GRX_P8	C112	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P8</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P8	
PCIE GTX C MRX N8	L6	GFX_RX8N	GFX_TX8N	J2	PCIE_MTX_GRX_N8	C113	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N8</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N8	
PCIE GTX C MRX P9	M8	GFX_RX9P	GFX_TX9P	H1	PCIE_MTX_GRX_P9	C114	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P9</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P9	
PCIE GTX C MRX N9	L8	GFX_RX9N	GFX_TX9N	J4	PCIE_MTX_GRX_N9	C115	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N9</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N9	
PCIE GTX C MRX P10	M7	GFX_RX10P	GFX_TX10P	K3	PCIE_MTX_GRX_P10	C116	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P10</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P10	
PCIE GTX C MRX N10	M7	GFX_RX10N	GFX_TX10N	K1	PCIE_MTX_GRX_N10	C117	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N10</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N10	
PCIE GTX C MRX P11	P5	GFX_RX11P	GFX_TX11P	K2	PCIE_MTX_GRX_P11	C118	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P11</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P11	
PCIE GTX C MRX N11	M5	GFX_RX11N	GFX_TX11N	M4	PCIE_MTX_GRX_N11	C119	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N11</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N11	
PCIE GTX C MRX P12	R8	GFX_RX12P	GFX_TX12P	M1	PCIE_MTX_GRX_P12	C120	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P12</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P12	
PCIE GTX C MRX N12	R8	GFX_RX12N	GFX_TX12N	M2	PCIE_MTX_GRX_N12	C121	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N12</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N12	
PCIE GTX C MRX P13	R6	GFX_RX13P	GFX_TX13P	M1	PCIE_MTX_GRX_P13	C122	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P13</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P13	
PCIE GTX C MRX N13	R5	GFX_RX13N	GFX_TX13N	M2	PCIE_MTX_GRX_N13	C123	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N13</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N13	
PCIE GTX C MRX P14	P4	GFX_RX14P	GFX_TX14P	N2	PCIE_MTX_GRX_P14	C124	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P14</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P14	
PCIE GTX C MRX N14	P4	GFX_RX14N	GFX_TX14N	N1	PCIE_MTX_GRX_N14	C125	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N14</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N14	
PCIE GTX C MRX P15	T3	GFX_RX15P	GFX_TX15P	P1	PCIE_MTX_GRX_P15	C126	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_P15</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P15	
PCIE GTX C MRX N15	T3	GFX_RX15N	GFX_TX15N	P2	PCIE_MTX_GRX_N15	C126	1	DIS# <td>0.1U 0402 16V7K</td> <td>PCIE_MTX_C_GRX_N15</td>	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N15	



RS880 A11(SA000032710)

**WWW.AliSaler.Com**













[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2008/10/06		Deciphered Date	2009/10/06		Title	PARK-S3 PCIE/LVDS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev	
						Custom	NAWE6 LA-5754P		0.2
						Date:	Tuesday, March 02, 2010		Sheet 13 of 47







[18] M\_DA[63..0] M\_DA[63..0]  
[18] M\_MA[13..0] M\_MA[13..0]  
[18] M\_DQM[7..0] M\_DQM[7..0]  
[18] M\_DQS[7..0] M\_DQS[7..0]  
[18] M\_DQS#[7..0] M\_DQS#[7..0]

M\_DA0 K27 DQA\_0  
M\_DA1 J29 DQA\_1  
M\_DA2 H30 DQA\_2  
M\_DA3 H32 DQA\_3  
M\_DA4 G29 DQA\_4  
M\_DA5 F28 DQA\_5  
M\_DA6 F32 DQA\_6  
M\_DA7 F30 DQA\_7  
M\_DA8 C30 DQA\_8  
M\_DA9 F27 DQA\_9  
M\_DA10 A28 DQA\_10  
M\_DA11 C28 DQA\_11  
M\_DA12 E27 DQA\_12  
M\_DA13 G26 DQA\_13  
M\_DA14 D26 DQA\_14  
M\_DA15 F25 DQA\_15  
M\_DA16 A25 DQA\_16  
M\_DA17 C25 DQA\_17  
M\_DA18 E25 DQA\_18  
M\_DA19 D24 DQA\_19  
M\_DA20 E23 DQA\_20  
M\_DA21 F23 DQA\_21  
M\_DA22 D22 DQA\_22  
M\_DA23 F21 DQA\_23  
M\_DA24 E21 DQA\_24  
M\_DA25 D20 DQA\_25  
M\_DA26 F19 DQA\_26  
M\_DA27 A19 DQA\_27  
M\_DA28 D18 DQA\_28  
M\_DA29 F17 DQA\_29  
M\_DA30 A17 DQA\_30  
M\_DA31 C17 DQA\_31  
M\_DA32 E17 DQA\_32  
M\_DA33 D16 DQA\_33  
M\_DA34 F15 DQA\_34  
M\_DA35 A15 DQA\_35  
M\_DA36 D14 DQA\_36  
M\_DA37 F13 DQA\_37  
M\_DA38 A13 DQA\_38  
M\_DA39 C13 DQA\_39  
M\_DA40 E13 DQA\_40  
M\_DA41 A11 DQA\_41  
M\_DA42 C11 DQA\_42  
M\_DA43 F11 DQA\_43  
M\_DA44 A9 DQA\_44  
M\_DA45 C9 DQA\_45  
M\_DA46 F9 DQA\_46  
M\_DA47 D8 DQA\_47  
M\_DA48 E7 DQA\_48  
M\_DA49 A7 DQA\_49  
M\_DA50 G7 DQA\_50  
M\_DA51 F7 DQA\_51  
M\_DA52 A5 DQA\_52  
M\_DA53 E5 DQA\_53  
M\_DA54 C3 DQA\_54  
M\_DA55 F1 DQA\_55  
M\_DA56 G7 DQA\_56  
M\_DA57 G6 DQA\_57  
M\_DA58 G1 DQA\_58  
M\_DA59 G3 DQA\_59  
M\_DA60 J6 DQA\_60  
M\_DA61 J1 DQA\_61  
M\_DA62 J3 DQA\_62  
M\_DA63 J5 DQA\_63


MVREFDA K26  
MVREFSA J26

[14] TEST\_EN R170 1 DIS@ 240\_0402\_1% 2 0\_0402\_5% R168 J25 MEM\_CALRNO NC/TESTEN#2  
R171 1 DIS@ 2 150\_0402\_1% J8 MEM\_CALRP1/DPC\_CALR  
R172 1 DIS@ 2 240\_0402\_1% J25 MEM\_CALRP0  
DRAM\_RST L10  
R174 1 DIS@ 2 51.1\_0402\_1% C314 DIS@ 2 0.1U\_0402\_16V4Z K8 CLKTESTA  
R175 1 DIS@ 2 51.1\_0402\_1% C315 DIS@ 2 0.1U\_0402\_16V4Z L7 CLKTESTB



U6C

MEMORY INTERFACE

MAA\_0 K17 M\_MA0  
MAA\_1 J20 M\_MA1  
MAA\_2 H23 M\_MA2  
MAA\_3 G23 M\_MA3  
MAA\_4 G24 M\_MA4  
MAA\_5 H24 M\_MA5  
MAA\_6 J19 M\_MA6  
MAA\_7 K19 M\_MA7  
MAA\_8 J14 M\_MA8  
MAA\_9 K14 M\_MA9  
MAA\_10 J11 M\_MA10  
MAA\_11 J13 M\_MA11  
MAA\_12 H11 M\_MA12  
MAA\_13/BA2 G11 M\_BA2 [18]  
MAA\_14/BA0 J16 M\_BA0 [18]  
MAA\_15/BA1 L15 M\_BA1 [18]  
DQMA\_0 E32 M\_DQM0  
DQMA\_1 E30 M\_DQM1  
DQMA\_2 A21 M\_DQM2  
DQMA\_3 C21 M\_DQM3  
DQMA\_4 E13 M\_DQM4  
DQMA\_5 D12 M\_DQM5  
DQMA\_6 E3 M\_DQM6  
DQMA\_7 F4 M\_DQM7  
RDQSA\_0 H28 M\_DQS0  
RDQSA\_1 C27 M\_DQS1  
RDQSA\_2 A23 M\_DQS2  
RDQSA\_3 E19 M\_DQS3  
RDQSA\_4 E15 M\_DQS4  
RDQSA\_5 D10 M\_DQS5  
RDQSA\_6 D6 M\_DQS6  
RDQSA\_7 G5 M\_DQS7  
WDQSA\_0 H27 M\_DQS#0  
WDQSA\_1 A27 M\_DQS#1  
WDQSA\_2 C23 M\_DQS#2  
WDQSA\_3 C19 M\_DQS#3  
WDQSA\_4 C15 M\_DQS#4  
WDQSA\_5 E9 M\_DQS#5  
WDQSA\_6 C5 M\_DQS#6  
WDQSA\_7 H4 M\_DQS#7  
ODTA0 L18 M\_ODT0  
ODTA1 K16 M\_ODT1  
CLKA0 H26 M\_CLK0  
CLKA0B H25 M\_CLK#0  
CLKA1 G9 M\_CLK1  
CLKA1B H9 M\_CLK#1  
G22 M\_RAS#0  
G17 M\_RAS#1  
G19 M\_CAS#0  
G16 M\_CAS#1  
H22 M\_CS#0  
J22 M\_CS#1  
G13 M\_CS#1  
K13 M\_CS#1  
CKEA0 K20 M\_CKE0  
CKEA1 J17 M\_CKE1  
WEA0B G25 M\_WE#0  
WEA1B H10 M\_WE#1  
PX\_EN AB16  
RSVD#2 G14  
RSVD#3 G20



Vendor		VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix	H5TQ1G63BFR-12C	1	0	0
Samsung	K4W1G1646E-HC12	0	1	0




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06		Deciphered Date		2009/10/06		Title	
										PARK-S3 MEM Interface	
										Size	Document Number
										B	NAWE6 LA-5754P
										Date:	Rev
										Tuesday, March 02, 2010	0.2
										Sheet	15 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.













[15] M\_DA[63..0] M\_DA[63..0]  
 [15] M\_MA[13..0] M\_MA[13..0]  
 [15] M\_DQM[7..0] M\_DQM[7..0]  
 [15] M\_DQS[7..0] M\_DQS[7..0]  
 [15] M\_DQS# [7..0] M\_DQS# [7..0]



VRAM P/N :  
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PARK-S3 DDR3 VRAM
Size	C	Document Number	NAWE6 LA-5754P	
Date	Monday, March 01, 2010	Sheet	18	of 47















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SB820 USB/HD audio
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	
				Document Number	NAWE6 LA-5754P
				Date:	Tuesday, March 02, 2010
				Sheet	21 of 47
				Rev	0.2




HDD

ODD

e-SATA




MEM\_1V5 is for gating the  
glitch on PCI\_AD24



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SB820 SATA/IDE/SPI					
								Document Number		NAWE6 LA-5754P		Rev 0.2	
								Date		Monday, March 01, 2010		Sheet 22 of 47	








## REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1	GPIO200	GPIO199
<b>PULL HIGH</b>	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default L,NC) L,L = FWH ROM	
<b>PULL LOW</b>	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE		
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		




## DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function

check default



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE6 LA-5754P	0.2
				Date: Monday, March 01, 2010	Sheet 24 of 47




[illegible]

[11]	GMCH_CRT_R		GMCH_CRT_R	R677	2	UMAC	1	0	0.402	5%	CRT_R
[11]	GMCH_CRT_G		GMCH_CRT_G	R542	2	UMAC	1	0	0.402	5%	CRT_G
[11]	GMCH_CRT_B		GMCH_CRT_B	R679	2	UMAC	1	0	0.402	5%	CRT_B
[11,12]	GMCH_CRT_HSYNC		GMCH_CRT_HSYNC	R547	2	UMAC	1	0	0.402	5%	CRT_HSYNC
[11,12]	GMCH_CRT_VSYNC		GMCH_CRT_VSYNC	R543	2	UMAC	1	0	0.402	5%	CRT_VSYNC
[11]	GMCH_CRT_DATA		GMCH_CRT_DATA	R546	2	UMAC	1	0	0.402	5%	CRT_DATA
[11]	GMCH_CRT_CLK		GMCH_CRT_CLK	R678	2	UMAC	1	0	0.402	5%	CRT_CLK


[14]	VGA_CRT_R	VGA_CRT_R	R539	2	DISE	1	0	0402	5%	CRT_R
[14]	VGA_CRT_G	VGA_CRT_G	R552	2	DISE	1	0	0402	5%	CRT_G
[14]	VGA_CRT_B	VGA_CRT_B	R554	2	DISE	1	0	0402	5%	CRT_B
[14]	VGA_CRT_HSYNC	VGA_CRT_HSYNC	R535	2	DISE	1	0	0402	5%	CRT_HSYNC
[14]	VGA_CRT_VSYNC	VGA_CRT_VSYNC	R557	2	DISE	1	0	0402	5%	CRT_VSYNC
[14]	VGA_CRT_DATA	VGA_CRT_DATA	R538	2	DISE	1	0	0402	5%	CRT_DATA
[14]	VGA_CRT_CLK	VGA_CRT_CLK	R556	2	DISE	1	0	0402	5%	CRT_CLK

***Close to Conn side***





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY B DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE6 LA-5754P
				Date	Monday, March 01, 2010








[10] UMA_HDMI_P0	R490	1	UMA@	0.0402 5%	HDMI TX2+
[10] UMA_HDMI_N0	R497	1	UMA@	0.0402 5%	HDMI TX2-
[10] UMA_HDMI_P1	R491	1	UMA@	0.0402 5%	HDMI TX1+
[10] UMA_HDMI_N1	R492	1	UMA@	0.0402 5%	HDMI TX1-
[10] UMA_HDMI_P2	R494	1	UMA@	0.0402 5%	HDMI TX0+
[10] UMA_HDMI_N2	R493	1	UMA@	0.0402 5%	HDMI TX0-
[10] UMA_HDMI_P3	R495	1	UMA@	0.0402 5%	HDMI CLK+
[10] UMA_HDMI_N3	R496	1	UMA@	0.0402 5%	HDMI CLK-

[14] VGA_HDMI_TXD2+	C569	DIS@	2	1	0.1U_0402_16V7K	HDMI TX2+	R479	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXD2-	C570	DIS@	2	1	0.1U_0402_16V7K	HDMI TX2-	R480	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXD1+	C571	DIS@	2	1	0.1U_0402_16V7K	HDMI TX1+	R484	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXD1-	C700	DIS@	2	1	0.1U_0402_16V7K	HDMI TX1-	R481	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXD0+	C899	DIS@	2	1	0.1U_0402_16V7K	HDMI TX0+	R486	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXD0-	C702	DIS@	2	1	0.1U_0402_16V7K	HDMI TX0-	R485	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXC+	C701	DIS@	2	1	0.1U_0402_16V7K	HDMI CLK+	R488	1	UMA@	2	715_0402_1%
[14] VGA_HDMI_TXC-	C698	DIS@	2	1	0.1U_0402_16V7K	HDMI CLK-	R487	1	UMA@	2	715_0402_1%



Place closed to JHDMI1



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	HDMI Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.2	
				Document Number	NAWE6 LA-5754P	
				Date	Monday, March 01, 2010	Sheet 26 of 47



[illegible]

VB

[34] INVT\_PWM → INVT\_PWM 1 R451 2 0.0402\_5% INVT\_PWM\_R

[13] VGA\_PNL\_PWM → VGA\_PNL\_PWM 1 R450 2 0.0402\_5%




[11] GMCH\_INVT\_PWM → GMCH\_INVT\_PWM 1 R452 2 0.0402\_5%

R442 10K\_0402\_5%

0

TXCLK+	DIS @ 1	R468	2	0.0402	5%	VGA_TXCLK+ [13]
TXCLK-	DIS @ 1	R469	2	0.0402	5%	VGA_TXCLK- [13]
TXOUT2-	DIS @ 1	R509	2	0.0402	5%	VGA_TXOUT2- [13]
TXOUT2+	DIS @ 1	R510	2	0.0402	5%	VGA_TXOUT2+ [13]
TXOUT1+	DIS @ 1	R511	2	0.0402	5%	VGA_TXOUT1+ [13]
TXOUT1-	DIS @ 1	R512	2	0.0402	5%	VGA_TXOUT1- [13]
TXOUT0+	DIS @ 1	R513	2	0.0402	5%	VGA_TXOUT0+ [13]
TXOUT0-	DIS @ 1	R514	2	0.0402	5%	VGA_TXOUT0- [13]
I2CC_SCL	DIS @ 2	R455	1	0.0402	5%	VGA_LCD_CLK [14]
I2CC_SDA	DIS @ 2	R441	1	0.0402	5%	VGA_LCD_DAT [14]


TXCLK-	UMA@	R521	2	0	0.002	5%	GMCH_TXCLKL- [11]
TXCLK+	UMA@	R537	2	0	0.002	5%	
TXOUT2-	UMA@	R555	2	0	0.002	5%	GMCH_TXOUT2- [11]
TXOUT2+	UMA@	R540	2	0	0.002	5%	
TXOUT1+	UMA@	R603	2	0	0.002	5%	GMCH_TXOUT1+ [11]
TXOUT1-	UMA@	R630	2	0	0.002	5%	
TXOUT0+	UMA@	R602	2	0	0.002	5%	GMCH_TXOUT0+ [11]
TXOUT0-	UMA@	R601	2	0	0.002	5%	
ICCC_SCL	UMA@	R453	1	0	0.002	5%	GMCH_LCD_CLK [11]
ICCC_SDA	UMA@	R454	1	0	0.002	5%	GMCH_LCD_DATA [11]



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>LYDS/CAMERA</b>	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number NAW6 LA-5754P	Rev 0.2
				Date: Tuesday, March 02, 2010	Sheet 27 of 47



### Mini-Express Card for WLAN/WiMAX(Half)




**Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.**


LPC FRAME# R	R644	1	2	0	0402 5%	LPC FRAME#	LPC FRAME# [20,34]
LPC AD3 R	R645	1	2	0	0402 5%	LPC AD3	LPC AD3 [20,34]
LPC AD2 R	R647	1	2	0	0402 5%	LPC AD2	LPC AD2 [20,34]
LPC AD1 R	R649	1	2	0	0402 5%	LPC AD1	LPC AD1 [20,34]
LPC AD0 R	R651	1	2	0	0402 5%	LPC AD0	LPC AD0 [20,34]
PLT RST# R	R652	1	2	0	0402 5%	PLT RST#	PLT RST# [11,12,13,20,29,34]

### Mini-Express Card for WWAN(Full)


### Mini-Express Card(WWAN 3G)




Vcc 3.3V +/- 8%  
Peak Icc 2750mA  
with max supply droop 50mV  
Average Icc 1000mA



## Express Card Power Switch



***New Card 34mm Socket (Left/TOP)***





Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	<b>Mini-Card/Nwe Card/SIM</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>NAAWE6 LA-5754P</b>	0.2
				Date:	Tuesday, March 02, 2010	Sheet 28 of 47













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/03/20	Deciphered Date	2010/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Transformer	
Size	Custom	Document Number	NAWE6 LA-5754P		Rev 0.2
Date:	Monday, March 01, 2010	Sheet	30	of	47






REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Title			
Deciphered Date				2010/03/12				EMC1403 sensor/FAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				NAWE6 LA-5754P			
Date				Monday, March 01, 2010				Rev			
Sheet				31				of			
47											






### Power Bottom Board Conn. 8pin




EMI REQUEST 1ST = SCA00000E00  
2ST = SCA00000R00

### Cap Sensor Board Conn. 8pin





### Card Reader/Audio Jack SB CONN



### SATA HDD Conn.

### SATA ODD Conn.



Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	HDD/ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE6 LA-5754P	0.2
				Date	Sheet
				Tuesday, March 02, 2010	32 of 47



**PC BEEP**

[34] BEEP#

[21] SB\_SPKR

**EC BEEP**

**SB BEEP**

+5VS

R693 10K\_0402\_5%

R694 20K\_0402\_5%

R696 560\_0402\_5%

R697 2.4K\_0402\_1%

R699 560\_0402\_5%

C1241 1U\_0603\_10V4Z

C1242 1U\_0603\_10V4Z



C1246 0.1U\_0402\_16V4Z

C1250 1U\_0603\_10V4Z

D29 @ RB751V\_SOD323

Q86 2SC2411KT146\_SOT23-3

## SB Beep



The diagram shows the electrical connections for the SP02000K200 module. It includes a table of connections for SPK R1-L, SPK R2-L, SPK L1-L, and SPK L2-L. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
L87 1	L88 1	L89 1	L90 1
2	2	2	2
FBMA-L11-160808-121LMT 0603	FBMA-L11-160808-121LMT 0603	FBMA-L11-160808-121LMT 0603	FBMA-L11-160808-121LMT 0603

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6

The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6




The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6


The module is connected to a 5V supply and ground. The connections are as follows:

SPK R1-L	SPK R2-L	SPK L1-L	SPK L2-L
CONN 1	CONN 1	CONN 1	CONN 1
2	2	2	2

**SP02000K200**



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	



Security Classification		Compal Secret Data		<b>Compal Electronics, Ltd.</b>	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ALC259 Codec	
				Size	Document Number
				Custom	NAWE6 LA-5754P
Date: Tuesday, March 02, 2010				Sheet	33 of 47
				Rev	0.2






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>BIOS &amp; EC I/O Port</b>	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESOURCES DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE6 LA-5754P	0.2
Date:	Tuesday, March 02, 2010	Sheet	34	of	47




## INT\_KBD Conn.

KSI[0..7] [34]  
KSO[0..17] [34]




CONN PIN define need double check


## To TP/B Conn.




CONN PIN define need double check




## reversal of NIWE1




## EC DEBUG PORT



## Lid Switch



## Kill Switch





## Kill




STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON



SA00002TO00 package 200mil  
S IC FL 16MBIT MX25L1605AM2C-12G SO8 ROM




**LED**




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>LED/EC SPI ROM</b>	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PERSONNEL TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2
				<b>NAWE6 LA-5754P</b>	
Date:	Tuesday, March 02, 2010	Sheet	36	of	47




**Right USB Conn.**

### ESATA and USB Conn.




## BT MODULE CONN







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	USB ports/BT/E-SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	NAWE6 LA-5754P
				Customer	Rev 0.2
Date:	Monday, March 01, 2010	Sheet	37	of	47





### +5VALW TO +5VS




### +3VALW TO +3VS




### +1.1VALW TO +1.1VS (NB HT)




### +1.5VS




### +1.5V to +1.5VSG



### +1.8VS to +1.8VSG




### +3VSG



Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	NAWE6 LA-5754P
				Customer	Rev 0.2
				Date	Tuesday, March 02, 2010
				Sheet	38 of 47





DC030006J00




## Vin Detector

	Min.	typ.	Max.
L-->H	17.430V	17.901V	18.384V
H-->L	16.976V	17.262V	17.728V





## ACIN

	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V



## BATT ONLY


	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

[6,40,42] MAINPWON  
[41] ACIN


## RTC Battery

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/01/06				Title			
Deciphered Date				2010/01/06				DCIN & DETECTOR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Monday, March 01, 2010				Sheet 39 of 47				0.1			






PH1 under CPU bottom side :  
CPU thermal protection at 92 degree C  
Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, March 01, 2010
				Sheet	40 of 47
				Rev	0.1















Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/01/06		Deciphered Date		2010/01/06		Title	
								1.1V/1.5V/0.75V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number		Rev
									0.1
Date:						Monday, March 01, 2010		Sheet 43 of 47	









[11] POWER\_SEL

	POWER_SEL
HIGH	0.95V
LOW	1.25V

[22] VDDR\_SW

	VDDR_SW
HIGH	1.05V
LOW	0.9V







