



Intel Calpella BLOCK DIAGRAM

Intel Calpella Arrandale UMA

01



Power Sequence



T1: RVCCON TO RSMRST# = 30ms (spec:mini 10ms)

T2: RSMRST# TO-DNBSWON = 110ms (spec:mini 100ms)

T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)

T4: VRON TO MPWROK = 10ms (HWPG NEED TO BE HIGH at that time)

Note: IMVP_CLK_EN# (inverted) assertion to SYS_PWROK/PCH_PWROK assertion.


SPEC:3ms~20ms


T5: MAINON to MAINON2 =500us



Quanta Computer Inc.

PROJECT : FH2






ARRANDALE PROCESSOR (GND)


ARRANDALE PROCESSOR (RESERVED, CFG)

07




VSS_NCTF pins can be connected to GND or left as NC (floating).
When tied to GND they should be routed as trace and
not as a GND plane.

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed






Can be left NC is Intel CRM implementation; ESD/DG recommendation to GND



Quanta Computer Inc.
PROJECT : FH2

Size	Document Number	Rev
	ARRANDALE 4/4	1A
Date:	Monday, December 21, 2009	Sheet 7 of 38


IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)



RTC BATTERY



INTVRMEN (Internal Voltage Regulator Enable) :-
This signal enables the internal 1.05 V regulators.
This signal must be always pulled-up to VccRTC.





Flash Descriptor Security Override



GPIO33 Low = Enabled
High = Disabled
(Internal 20K/F pull high to +3.3V_RUN)


Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.

Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




U18E



 Quanta Computer Inc. PROJECT : FH2	
Document Number	Rev 1A
IBEX PEAK-M 3/6	
Monday, December 21, 2009	Sheet 10 of 38

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

11



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable

A16 swap override Strap/Top-Block Swap Override jumper

GNT3#

Low = A16 swap override/Top-Block Swap Override enabled
High = Default

Integrated Clock Chip Enable
(Reserve to validate for future platforms)

RSV_WOL_EN (GPIO8)

Enable when sampled low
Disable when sampled high


SV_SET_UP

1-X High = Strong (Default)



BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3. 3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.

IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)




Quanta Computer Inc.

PROJECT : FH2


Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date	Monday, December 21, 2009	Sheet 13 of 38




WWW.AliSaler.Com





Backlight Control(LDS)






BACKLIGHT POWER



LED Panel POWER SWITCH(LVDS)16








LVDS/CCD



Quanta Computer Inc.
PROJECT : FH2



Size Document Number LCD/LED Panel/CCD Rev 1A

Date: Monday, December 21, 2009 Sheet 16 of 38



reserve for EMI





Signals		PDT	CHR	PIM
PC1	Ra	NC	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	1.2K	4.7K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	4.7K	NC
PC0	Rg	4.7K	4.7K	4.7K




EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

CFG = LOW: LOW-level input voltage: <0.40 V, LOW-level output voltage: 0.60 V
 CFG = HIGH: LOW-level input voltage: <0.44 V, LOW-level output voltage: 0.66 V
 HDMI_CFG1 = LOW: Passive DDC buffer
 HDMI_CFG1 = HIGH: Active DDC buffer


HDMI




Card Reader




LAN




LAN Power




X'tal 25MHz





LAN EEPROM




10/100 Transformer



RJ45




2.5" SATA HDD




SATA ODD

20


ODD CONN




Hole



Decoupling Cap




EMI(Decoupling Cap)









Quanta Computer Inc.

PROJECT : FH2


Size	Document Number	Rev
	HDD/ ODD/HOLE	1A
Date:	Monday, December 21, 2009	Sheet 20 of 38



USB Connector



22



The schematic diagram illustrates the internal components and connections of the MIPCIEXP-AS082ZX-S80N-XX-S2P module. The module is powered by a 3V_RUN supply and a +1.5V_3G supply. It features a CN15 connector with pins 1-15 and 18-25. The module includes a USB13+/- connector, a 3G_PLTRST_R resistor, and a 3G_EN pin. The module is connected to a 67910-0002 @3G DP16C25M049 and a MIPCIEXP-AS082ZX-S80N-XX-S2P module.

Power and Ground Connections:

- 3V_RUN:** Connected to pins 51, 49, 47, 45, 43, 41, 39, 37, 35, 33, 31, 29, 27, 25, 23, 21, 19, 17, 15, 13, 11, 9, 7, 5, 3, 1.
- +1.5V_3G:** Connected to pins 62, 60, 48, 46, 44, 42, 40, 38, 36, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 14, 12, 10, 8, 6, 4, 2.
- Ground (GND):** Connected to pins 50, 48, 46, 44, 42, 40, 38, 36, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 14, 12, 10, 8, 6, 4, 2.

Signal and Control Connections:




- PCIE_TXP3, PCIE_TXN3:** Connected to pins 31, 29.
- PCIE_RXP3, PCIE_RXN3:** Connected to pins 27, 25.
- CLK_PCIE_MIN3P, CLK_PCIE_MIN3N:** Connected to pins 13, 11.
- 3G_CLK_REQ#:** Connected to pin 7.
- USB13+/-:** Connected to pins 38, 36, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 14, 12, 10, 8, 6, 4, 2.
- 3G_PLTRST_R:** Connected to pin 22.
- 3G_EN:** Connected to pin 25.
- UIM_VPP, UIM_RST, UIM_CLK, UIM_DATA, UIM_PWR:** Connected to pins 14, 12, 10, 8, 6, 4, 2.

Internal Components:


- LED_WLAN+, LED_WLAN-, LED_WLAN#:** Connected to pins 46, 44, 42.
- USB_D+/-:** Connected to pins 38, 36.
- SMB_DATA, SMB_CLK:** Connected to pins 32, 30.
- PETn0:** Connected to pins 31, 29.
- PERn0:** Connected to pins 27, 25.
- PERn1:** Connected to pins 23, 21.
- UIM_C4:** Connected to pins 17, 15.
- UIM_C8:** Connected to pins 13, 11.
- REFCLK-, REFCLK+, CLKREQ#:** Connected to pins 13, 11, 9.
- WAKE#:** Connected to pin 1.

External Components:


- 67910-0002 @3G DP16C25M049:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25.
- MIPCIEXP-AS082ZX-S80N-XX-S2P:** Connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25.





Keyboard(KBC)



For EMI Reserve Caps for debug




Touch Pad



23


LED




Quanta Computer Inc.
PROJECT : FH2

Size	Document Number KB/TOUCH PAD/LED	Rev 1A
Date:	Monday, December 21, 2009	Sheet 23 of 38


MIC




HP




SPKR



BEEP





VOLMUTE








U23	Ra	Rb	Rc	Rd	Re	Ca	Cb	Cc	Cd	Da	La	Ua
ALC269Q-VA	○	○	○	○	○	○	○	○	○	○	○	○
ALC269Q-VB	○	○	○	○	○	○	○	○	○	○	○	○






Codec ALC269







EC(KBC)







PCB REV	MODEL_ID0	MODEL_ID1
C	LOW	LOW
D	HIGH	LOW
E	LOW	HIGH
F	HIGH	HIGH




Layout Note:
1. 32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.




Layout Note:
1. 32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.




Layout Note:
1. 32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.



BIOS Write Protect






Near ROOM DOOR




Quanta Computer Inc.
PROJECT : FH2

NEW CARD





SW BOARD CON

26



CPU FAN CTRL






Quanta Computer Inc.
PROJECT : FH2


Size	Document Number	Rev
	FAN/SW/NEWCARD	1A
Date: Monday, December 21, 2009		Sheet 26 of 38

+5VPCU +/- 5%
 Countinue current:4.9A
 Peak current :8A
 OCP minimum :10A


+3VPCU +/- 5%
 Countinue current:5.1A
 Peak current:6A
 OCP minimum 7.5A




(31,32) 51427PG
 (28,30) HWPG_1.05V





EMI



Quanta Computer Inc.
PROJECT : FH1



29



Quanta Computer Inc.

PROJECT : FH1A

Size	Document Number	Rev
	+1.05V_VTT (VT358)	1A
Date:	Monday, December 21, 2009	Sheet 30 of 45

