Strike

A02 Build

MS14

2010.12.15

CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike

SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	A02

SHEET 1 of 59

1. Schematic Page Description :

MS14 Schematic Ver :A01

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
None	

PCIINT	CHIP	Interface
None		

REQ	CHIP
None	

3. USB & PCI-Express & SATA Description :

USB Port	DEVICE	USB Port	DEVICE
Port 0	Charge Port	Port 7	
Port 1	System	Port 8	
Port 2	System	Port 9	Web Cam
Port 3	System	Port 10	Bluetooth
Port 4		Port 11	
Port 5	CardReader	Port 12	WLAN
Port 6		Port 13	

PCI-E	DEVICE
Port 1	WLAN
Port 2	
Port 3	LAN
Port 4	
Port 5	
Port 6	

SATA	DEVICE
Port 1	HDD
Port 2	
Port 4	ODD
Port 5	

INVENTEC

TITLE: Strike
schematics page DESCR

SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	A02

SHEET 2 of 59

CHANGE by IEC DATE Friday, December 17, 2010

3. Block Diagram :



INVENTEC

TITLE: Strike
Block Diagram

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 3 of 59

CHANGE by IEC DATE Friday, December 17, 2010

Power Block Diagram :



INVENTEC

TITLE: Strike
Power Block Diagram

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 4 of 59

CHANGE by IEC | DATE Friday, December 17, 2010

4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
3VLA	3.3V always on power rail by DCIN
5VLA	5.0V always on power rail by DCIN
EC_3VLA	3.3V always on power rail by 5VAUXON
3VA	3.3V always on power rail by LATCH_ON
5VA	5.0V always on power rail by LATCH_ON
3VM	3.3V power rail by SUSM#
1.05VM	1.05V switched power rail by SUSM#
1.5V	1.5V switched power rail by SUSC#
1.8V	1.8V power rail by SUSC#
3VS	3.3V power rail by SUSB#
5VS	5.0V power rail by SUSB#
1.5VS	1.5V power rail by SUSB#
1.05VS	1.05V power rail by SUSB#
PWR_DIMM_VTT	0.75V DDR Termination Voltage by SUSB#
VGFX_CORE	1.05V power rail for UMA by SUSB#
PEG_1.8VS	1.8V switched power rail for NB9x by SUSB#
PEG_PEX_1.1VS	1.1V switched power rail for NB9x by SUSB#
PEG_NVDD	Variable switched power rail for NB9x by SUSB#
Vcore_CPU	Core switched power rail for CPU

Part Naming Conventions

C	=	Capacitor	Q	=	Transistor
CN	=	Connector	R	=	Resistor
D	=	Diode	RP	=	Resistor Pack
F	=	Fuse	U	=	Arbitrary Logic Device
L	=	Inductor	Y	=	Crystal and Osc

Name Suffix

#	=	Active Low signal
NU	=	No Stuff

5. Board Stack up Description

PCB Layers

Layer 1	Component Side, Microstrip signal Layer
Layer 2	Ground Plane
Layer 3	Stripline Layer
Layer 4	Power Plane
Layer 5	Stripline Layer
Layer 6	Stripline Layer
Layer 7	Ground Plane
Layer 8	Solder Side,Microstrip signal Layer

	Differential Impedance for Microstrip(5-mils)	Differential Impedance for Stripline(4-mils)
Host Clock	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	100 ohm +/- 20%
DDR2 CLK	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	85 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	100 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	100 ohm +/- 20%
SDVO	95 ohm +/- 20%	100 ohm +/- 20%
SATA	95 ohm +/- 20%	100 ohm +/- 20%
USB	90 ohm +/- 20%	95 ohm +/- 20%
LVDS		100 ohm +/- 20%
Lan	95 ohm +/- 20%	100 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn HFM:	1.3319V~1.4375V~1.4591V	36A
	LFM:	0.9221V~0.9625V~0.9739V	
1.05VS	Penryn: AGTL+ termination	1V~1.05V~1.10V	4.5A
	Cantiga GM: Core	0.997V~1.05V~1.102V	8.7A
	Cantiga GM: PCIE	0.9975V~1.05V~1.1025V	1.78A
	Cantiga GM:Core+IMEL+HSIO	0.9975V~1.05V~1.1025V	2.898A
	Cantiga GM:VCC_GMCH	0.997V~1.05V~1.102V	10.154A
	Cantiga GM:VCCA_SM_CK and NCTF	0.997V~1.05V~1.102V	37.95mA
	Cantiga GM:VCC_DMI	0.997V~1.05V~1.102V	456mA
	Cantiga GM:VCCA_SM	0.997V~1.05V~1.102V	747.5mA
	Cantiga GM:VTT	0.997V~1.05V~1.102V	852mA
	ICH9M:VCC1_05	0.997V~1.05V~1.102V	1.634A
	ICH9M:DMI	0.997V~1.05V~1.102V	48mA
	ICH9M:CPU_IO	0.997V~1.05V~1.102V	2mA
1.5VS	Penryn PLL	1.425V~1.5V~1.575V	130mA
	Cantiga GM: QDAC	1.425V~1.5V~1.575V	0.5mA
	Cantiga GM: LVDS	1.71V~1.8V~1.89V	60.31mA
	Cantiga GM: TVDAC	1.425V~1.5V~1.575V	35mA
	Cantiga GM: Various PLLS analog supply	1.425V~1.5V~1.575V	485mA
	Cantiga GM: VCC_SM_CK	1.425V~1.5V~1.575V	149.5mA
	Cantiga GM: VCC_SM	1.425V~1.5V~1.575V	3.1625A
	ICH9M:PCIE_ICH	1.425V~1.5V~1.575V	646mA
	ICH9M:SATA_ICH	1.425V~1.5V~1.575V	1.342A
	ICH9M:VCC_GLAN	1.425V~1.5V~1.575V	80mA
	Mini Card:		
	Express Card:	1.425V~1.5V~1.575V	650mA
1.5V	Cantiga GM: DDRIII System Memory	1.425V~1.5V~1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V~0.75V~0.7875V	1.0A
3VS	Cantiga GM: HV CMOS	3.135V~3.3V~3.465V	105.3mA
	Cantiga GM: VCCS_TVDAC	3.135V~3.3V~3.465V	78mA
	ICH9M:VCC3_3	3.135V~3.3V~3.465V	308mA
	ICH9M:VCCGLAN3_3	3.135V~3.3V~3.465V	1mA
	Thermal Sensor:	3.0V~3.3V~3.6V	5mA
	Mini Card: UMTS		
	Express Card:	3.135V~3.3V~3.465V	1.3A
	CLK Generator: ICS9LPRS397BKLFT	3.135V~3.3V~3.465V	500mA
	Mini Card: WirelessLan		
	Bluetooth:	3.0V~3.3V~3.6V	
	Super I/O: IT8305E		
	Azalia Codec: ALC262		
	Azalia MDC:		
1.8VS	DVI	3.0V~3.3V~3.6V	120mA
3VA	ICH9M: RTC	2V~3.3V~3.465V	6uA
	ICH9M:VCCSUS3_3	3.135V~3.3V~3.465V	212mA
	ICH9M:VCCCL3_3	3.135V~3.3V~3.465V	73mA
	ICH9M:VCCLAN3_3	3.135V~3.3V~3.465V	78mA
	LCD:	3.0V~3.3V~3.6V	2A
	Lan:82567LM	1.0V and 1.8V	Each 1A
	Azalia MDC:		
	Flash ROM: BIOS	3.0V~3.3V~3.6V	
5VS	Cardreader: GL827	3.0V~3.3V~3.6V	
	Azalia Codec: ALC262	3.0V~3.3V~3.6V	
	HDD: SATA	4.75V~5.0V~5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA
	ODD: SATA	4.75V~5.0V~5.25V	Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
	Audio AMP: G1432		
	Inverter:		
	WebCam	4.75V~5.0V~5.25V	1A
5VA	USB: x 2 ports	5VA	1.5A
	USB and ESATA	5VA	2A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V~3.3V~3.6V	300mA





INVENTEC

TITLE: Strike VGFX			
SIZE: Custom	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 7 of 59	







INVENTEC	
TITLE	Strike DDR PWR
SIZE: Custom	CODE: CS
DOC.NUMBER	CS-131
REV	A02
SHEET	8 of 59
CHANGE by	IEC
DATE	Friday, December 17, 2010





CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE	Strike 1.05VS/VCCP		
SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	A02
		SHEET 9 of 59	

5VA





Temperature Security





CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC			
TITLE	Strike 5VA/5VLA/3VA/3VLA		
SIZE: Custom	CODE: CS	DOC.NUMBER: CS-131	REV: A02
SHEET	10	of	59

1.8VS



3VS



5VS



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC			
TITLE	Strike 3VS/5VS/1.8VS		
SIZE Custom	CODE CS	DOC.NUMBER CS-131	REV A02
		SHEET 11 of 59	

IO CNN





SCREW





INVENTEC			
TITLE: Strike 5VA			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 12 of 59	

POWER SEQUENCE







INVENTEC					
TITLE: Strike POWER SEQUENCE					
SIZE: Custom	CODE: A03	DOC.NUMBER		REV: A02	
CHANGE by	<CHANGE by>	DATE	Friday, December 17, 2010	SHEET	13 of 59

Processor_DMI,FDI,PCI_e

AX1



CLOSED TO CPU

INVENTEC			
TITLE: Strike Processor(1/6)			
SIZE: B	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 14 of 59	

Processor_THRM,MISC



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: **Strike**
Processor(2/6)

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 15 of 59

Processor_DDR3



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike
Processor(3/6)

SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	A02

SHEET 16 of 59



TITLE	Strike Processor(4/6)		
SIZE C	CODE CS	DOC.NUMBER CS-131	REV A02
CHANGE by IEC	DATE Friday, December 17, 2010	SHEET 17 of 59	

INVENTEC



INVENTEC			
TITLE: Strike Processer(5/6)			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 18 of 59	



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Line # definition matches socket pin map definition 0:Lane Reversed

Display Port Presence Strap	
CFG2	1:(Default) Normal Operation; Line # definition matches socket pin map definition 0:Lane Reversed

PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default)x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1:(Default) PEG Train immediately following RESETB de assertion 0:PEG Wait for BIOS for training

INVENTEC

TITLE: Strike Processor(6/6)

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 19 of 59

Fan control





GPU Thermal sensor



AX2

INVENTEC			
TITLE: Strike Fan/Thermal			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 20 of 59	

SO-DIMM0



CHANGE by	IEC	DATE	Friday, December 17, 2010		

INVENTEC

TITLE: Strike
DDR3 SDRAM SO-DIMM 1/2

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 21 of 59

SO-DIMM1

OK



NOTE:

IF SA0_DIMM0=0,SA1_DIMM0=0
SO-DIMMA SPD ADDRESS IS 0XA0
SO-DIMMA TS ADDRESS IS 0X30

IF SA0_DIMM0=1,SA1_DIMM0=0
SO-DIMMA SPD ADDRESS IS 0XA2
SO-DIMMA TS ADDRESS IS 0X32

CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike
DDR3 SDRAM SO-DIMM 2/2

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 22 of 59

FJ request

RTC Circuit

located on DIMM window area.

CL1 CL2

J1 JUMP2_200_32

20mil

D44 BAT54C

CN22 LOTES_AAA_BAT_032_K01_A_2P

NO Reboot Strap

HDA_SDOUT R88 10K_5%_OPEN

HDA_SYNC_R R442 1K_5%

R430 1K_5%

C466 1uF_6.3V

R580 1K_5%_OPEN ICH_SPKR

R567 10K_5% GPIO21

R577 10K_5% SERIRQ

RTC_X2 C110 18pF_50V

R103 10M_5%

X1 32.768KHZ

RTC_X1 C109 18pF_50V

C469 1uF_6.3V

C472 1uF_6.3V

R480 20K_5% CLEAR_CMOS

R484 20K_5%

R483 1M_5% INTRUDER#

R452 330K_5% ICH_INTVRMEN

U11A

RTCX1 RTCX2 RTCRST# SRTCRST# INTRUDER# INTVRMEN

R477 33_5% HDA_BITCLK_R

R478 33_5% HDA_SYNC_R

R479 33_5% HDA_RST#_R

R93 33_5% HDA_SDOUT_R

C108 12PF_50V

Q23 2N7002

R132 1K_5%_OPEN

HDA_BCLK HDA_SYNC SPKR HDA_RST# HDA_SDIN0 HDA_SDIN1 HDA_SDIN2 HDA_SDIN3 HDA_SDO HDA_DOCK_EN#/GPIO33 HDA_DOCK_RST#/GPIO13

R148 51_5%

JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO

R796 1M_5%

Q61 2N7002

R171 0_5% SPI_CLK

R174 0_5%_OPEN

R141 0_5% SPI_CS0#

R140 0_5%

R135 0_5%

R133 0_5%_OPEN SPI_MOSI

R178 0_5%_OPEN SPI_MISO

R181 0_5%

SPI_CLK SPI_CS0# SPI_CS1# SPI_MOSI SPI_MISO

ITL_COUGARPOINT_FCBGA_989P

6019B0732301

FWH0/LAD0 FWH1/LAD1 FWH2/LAD2 FWH3/LAD3 FWH4/LFRAME# LDRQ0# LDRQ1#/GPIO23 SERIRQ

LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3 LPC_FRAME# SERIRQ

SATA0RXN SATA0RXP SATA0TXN SATA0TXP SATA1RXN SATA1RXP SATA1TXN SATA1TXP

SATA0_RXN SATA0_RXP SATA0_TXN SATA0_TXP

SATA2RXN SATA2RXP SATA2TXN SATA2TXP

SATA2_RXN SATA2_RXP SATA2_TXN SATA2_TXP

SATA3RXN SATA3RXP SATA3TXN SATA3TXP SATA4RXN SATA4RXP SATA4TXN SATA4TXP SATA5RXN SATA5RXP SATA5TXN SATA5TXP

SATAICOMPO SATAICOMPI SATA3RCOMPO SATA3COMPI SATA3RBIAS SATALED# SATA0GP/GPIO21 SATA1GP/GPIO19

R584 37.4ohm,1% R583 49.9_1% R186 750,1%

Close to PCH

R169 10K_5%

SATA_LED# R572 10K_5%_OPEN R166 10K_5%_OPEN R155 10K_5%

HDD I/F

ODD I/F

AX1

A01

A02

EC_SMI# R432 10K_5%

HDA_SYNC

HSPI_CLK HSPI_CS0# HSPI_SI HSPI_SO

PCH_SPI_CLK PCH_SPI_CS0# PCH_SPI_SO PCH_SPI_SI

R72 10K_5%_OPEN R63 3.3K,1%_OPEN C97 0.1UF_16V_OPEN R69 3.3K,1%_OPEN

U4 CS# SO_SIO1 WP#_ACC GND VCC HOLD# SCLK SI_SIO0

MXIC_MX25L3206EM2I_12G_SOP_8P_OPEN

6019B0794701_OPEN

R73 1K_5%

AM2321P Q24

ME_FLASH_EN R794 0_5%_OPEN HDA_SDOUT_R

Flash Descriptor Security Overide	
HDA_SDOUT_R	High : Enable Low : Disable

INVENTEC

TITLE: Strike PCH(SATA,RTC,SPI)

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 23 of 59

CHANGE by IEC DATE Friday, December 17, 2010



	VGA	UMA
R146	Enable	Disable
R143	Disable	Enable





CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike PCH(FDI,DMI,Pow_CTRL)

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 25 of 59



Place 150ohm termination resistor close to GMCH

INVENTEC					
TITLE: Strike PCH(LVDS,CRT,HDMI)					
SIZE: C	CODE: CS	DOC.NUMBER: CS-131		REV: A02	
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 28 of 59			



ID	0	1	2
UMA	0	0	1
VGA	1	0	1

Buffer to reduce loading on PLT_RST#

INVENTEC			
TITLE: Strike PCH(USB, PCI)			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 27 of 59	





TITLE	Strike PCH Power 1
SIZE	C
CODE	CS
DOC.NUMBER	CS-131
REV	A02
CHANGE by	IEC
DATE	Friday, December 17, 2010
SHEET	29 of 59



INVENTEC			
TITLE: Strike PCH Power 2			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 30 of 59	

INVENTEC

TITLE: Strike
PCH GND

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by	IEC	DATE	Friday, December 17, 2010	SHEET	31	of	59



	VGA	UMA
R762	Enable	Disable
R763	Disable	Enable

CRT







INVENTEC			
TITLE: Strike CRT CNN			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 33 of 59	



INVENTEC					
TITLE: Strike LVDS					
SIZE: C	CODE: ES	DOC.NUMBER: CS-131		REV: A02	
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 34 of 59			

HDMI CONN



INVENTEC			
TITLE: Strike HDMI CNN			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 35 of 59	

HDD I/F



ODD I/F



INVENTEC			
TITLE: Strike HDD/ODD			
SIZE: B	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 36 of 59	

OK





INVENTEC

TITLE
Strike
Card reader

SIZE	CODE	DOC.NUMBER	REV
B	CS	CS-131	A02

CHANGE by	IEC	DATE	Friday, December 17, 2010	SHEET	37	of	59



Ext MIC JACK



SPEAKER



INVENTEC

TITLE: Strike Audio

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 39 of 59

Power OFF Charge USB



INVENTEC					
TITLE: Strike Charge USB					
SIZE: C	CODE: CS	DOC.NUMBER: CS-131		REV: A02	
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 40 of 59			



INVENTEC			
TITLE: Strike LED			
SIZE: B	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 41 of 59	



EMI POWER BUTTON BOARD



HALL Switch



GP CNN.



(W-LAN, BT) sliding switch



INVENTEC

TITLE: Strike I/O CNN

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 42 of 59

Bluetooth CNN.



PCIE Mini Card(WLAN)



INVENTEC			
TITLE: Strike WLAN/BT			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 43 of 59	



INVENTEC			
TITLE: Strike N12M/PCI-EXPRESS			
SIZE: Custom	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 44 of 59	



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike
N12M/FRAME_BUFFER

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

SHEET 45 of 59







CHANGE by	IEC	DATE	Friday, December 17, 2010	SHEET	46 of 59

INVENTEC

TITLE: Strike
N12M/DACA/DACB

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02









INVENTEC

TITLE
Strike
N12M/IFPAB/IFPCD/IFPEF

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 47 of 59



INVENTEC			
TITLE: Strike N12M/I2C/THERM			
SIZE: C	CODE: CS	DOC.NUMBER: CS-131	REV: A02
CHANGE by: IEC	DATE: Friday, December 17, 2010	SHEET: 48 of 59	



Physical Ttrapping Pin	N11M-GE 1 Hynix H5TQ1G63BFR-12C	N11M-GE 1 SAMSUNG K4W1G1646E-HC12	N11M-GE 2 Hynix H5TQ1G63BFR-12C	N11M-GE 2 SAMSUNG K4W1G1646E-HC12
PEG_ROM_SO	10K:pull-down	10K:pull-down	10K:pull-down	10K:pull-down
PEG_ROM_SI	15K:pull-down	20K ohm Pull-Down	15K:pull-down	20K ohm Pull-Down
PEG_ROM_SCLK	15K:pull-Up	15K:pull-Up	15K:pull-Up	15K:pull-Up
PEG_MIOB_STRAP2	30K:pull-down	30K:pull-down	5K:pull-down	5K:pull-down
PEG_MIOB_STRAP1	35K:pull-up	35K:pull-up	35K:pull-up	35K:pull-up
PEG_MIOB_STRAP0	45K:pull-up	45K:pull-up	45K:pull-up	45K:pull-up

Device	Interface	I2C Bus
CRT	DAC A	I2C A
LVDS	LVDS	I2C C
DVI	IFP C	IFPC_AUX

INVENTEC

TITLE: Strike
N12M/STARP/OSC

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 49 of 59



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike
VRAM

SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	A02

SHEET 50 of 59





INVENTEC

TITLE: Strike
GPU Power

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS-131	A02

CHANGE by IEC | DATE Friday, December 17, 2010 | SHEET 51 of 59



Strike

USB Board

2010.12.15

	EE	DATE	POWER	DATE
DRAWER				
DESIGN				
CHECK				
RESPONSIBLE				

SIZE= VER:

FILE NAME: XXXX-XXXXXX-XX

P/N XXXXXXXXXXX

INVENTEC

TITLE: USB Board

SIZE	CODE	DOC.NUMBER	REV
C	CS	K-CS-1310A22219-ALG	A02

SHEET 53 of 59

For RTL8111E-VB
* C6003 to C6008 are for VDD33 pins-- 12, 27, 39, 42, 47, 48.

R6000 value should be 2.49K (1%) for all application.

C6011,C6012 Close To U5 Pin 21.

More Detail Layout Pls. Refer to Layout Guide

HIGH:Enable Switching Regulator
LOW:Disable Switching Regulator

C6003 to C6008 Close To U5

1ms < Rising Time < 100ms

* C6017 to C6023 are for VDD10 pins-- 3, 6, 9, 13, 29, 41, 45.

Pls. refer to RTL8111E/8105E Layout Guide & AVL list for Lx, Cout1, Cout2 selection criteria.

Remove For Not Using Switch Regulator

C3017 to C3023 Close To U5

Transformer LG-2436P-1 24P
6016B0011901

CHANGE by	BEN LEE	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike
USB Board/LAN

SIZE	CODE	DOC NUMBER	REV
	CustomCS	K-CS-1310A22499	A02
		SHEET 54 of 59	



CHANGE by	IEC	DATE	Friday, December 17, 2010

INVENTEC

TITLE: Strike

USB

SIZE	CODE	DOC.NUMBER	REV
B	CS	CS-131	A02

SHEET 55 of 59

Strike

PWR_SW BOARD

2010.12.15

	EE	DATE	POWER	DATE
DRAWER				
DESIGN				
CHECK				
RESPONSIBLE				

SIZE= VER:

FILE NAME: XXXX-XXXXXX-XX

P/N XXXXXXXXXXX

INVENTEC

TITLE PWR_SW BOARD

SIZE	CODE	DOC.NUMBER	REV
C	CS	K-CS-1310A22219-ALG	A02

SHEET 56 of 59

AX1









INVENTEC

TITLE Strike
Power Switch

SIZE	CODE	DOC.NUMBER	REV
B	CS	K-CS-1310A22219-ALG	A05

CHANGE by	BEN LEE	DATE	Friday, December 17, 2010	SHEET	57 of 59

Strike

GP board

2010.12.15

	EE	DATE	POWER	DATE
DRAWER				
DESIGN				
CHECK				
RESPONSIBLE				

SIZE= VER:

FILE NAME: XXXX-XXXXXX-XX

P/N XXXXXXXXXXX

INVENTEC

TITLE Strike GP Board

SIZE	CODE	DOC.NUMBER	REV
C	CS	K-CS-1310A22499	A02

SHEET 58 of 59

TO MB



GP Button

AX1



TO touch Pad





INVENTEC

TITLE: Strike GP CNN			
SIZE: B	CODE: CS	DOC.NUMBER: K-CS-1310A22499	REV: A02
CHANGE by: CY	DATE: Friday, December 17, 2010	SHEET: 59 of 59	