


Project code:4PD00I010001
PCB P/N: 13302-1
Revision: A00


Cedar/Janus Block Diagram



CHARGER	
HPA02224RGRR-1-GP 44	
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5
CPU Core Power	
ISL95813HR2-GP 46,47	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DDR3L SUS	
TPS51716RUKR-GP 49	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D65V_S0
CPU 1.05V	
RT8237CZQW-2-GP 48	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
CPU 1D5V_S0	
TLV70215DBVR-GP 51	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
Switches	
36 83	
INPUTS	OUTPUTS
1D35V_S3	1D35V_S0
5V_S5	5V_S0
3D3V_S5	3D3V_S0
1D05V_S0	1D05V_VGA_S0
3D3V_S0	3D3V_VGA_S0
1D35V_S3	1D35V_VGA_S0

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 3	of 104

SSID = CPU


Layout Note:

Impedance control: 50 ohm

[24,42,44,46] H_PROCHOT# <<>>


[36] H_THERMTRIP_EN <<<

Layout Note: Close to CPU




Layout Note:

Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



71.HASWE.G0U



Layout Note:

Place close to DIMM

<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (THERMAL/MISC/PM)		
Size	Document Number	Rev
A4	Janus HSW 40/50/70	A00
Date: Friday, February 07, 2014		
Sheet 4 of 104		

WWW.AliSaler.Com


DDR3L ball type: Non-Interleaved Type



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (DDR)			
Size	Document Number	Rev	
A2	Janus HSW 40/50/70	A00	
Date:	Friday, February 07, 2014	Sheet	5 of 104

WWW.AliSaler.Com




SSID = CPU

DP to VGA Converter



SSID = CPU



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4

Document Number


Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014


Sheet 9 of 104

SSID = CPU




MAX: 1.92A


1.838A




41mA




42mA




57mA




62mA




185mA




31mA




658mA



1.632A





1mA




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title CPU (Power CAP2)	
Size A3	Document Number Janus HSW 40/50/70	Rev A00	
Date: Friday, February 07, 2014	Sheet 11 of 104		


SSID = MEMORY



Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



Layout Note:
Place these Caps near SO-DIMMA




<Core Design>



Title			
DDR3-SODIMM1			
Size A2	Document Number Janus HSW 40/50/70		Rev A00
Date:	Friday, February 07, 2014	Sheet 12 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)DDR3-SODIMM2

Size
A3

Document Number
Janus HSW 40/50/70


Rev
A00

Date: Friday, February 07, 2014

Sheet 13 of 104

(Blanking)

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)_SODIMM _SODIMM4					
Size A4		Document Number Janus HSW 40/50/70			Rev A00
Date: Friday, February 07, 2014		Sheet 14		of 104	

WWW.AliSaler.Com

Port B Detected	
DDPB_CTRLDATA	* Low = Disable Port B (default) High = Enable Port B
DDPC_CTRLDATA	* Low = Disable Port C (default) High = Enable Port C

EE Note:
If layout is on constraint, please reserve TP for DDPC_CTRLCLK.

<<< PCH_DPB_AUXN [55]
 <<< PCH_DPB_AUXN [55]



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH (EDP/GPIO/DDI)


Janus HSW 40/50/70

Rev

Janus HSW 40/50/70

Sheet 15 of 104

SSID = PCH



USB 2.0 Table

Pair	Device
0	USB3.0 port1
1	USB2.0 Port2 (Debug Port)
2	USB2.0 Port3 (IOBD)
3	X
4	CAMERA
5	WLAN
6	Touch Panel
7	Card Reader

PCIe Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN	
5 (L0~L3)	GPU	
6 (L3)	HDD	SATA0
6 (L2)	ODD	SATA1
6 (L0~L1)	N/A	

#515621

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map


SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD			GPU	GPU	GPU	GPU	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
			PCIe* Port 1 SSD	PCIe* Port 2 SSD			GPU	GPU	GPU	GPU				

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (PCIe/USB)		
Size A3	Document Number	Janus HSW 40/50/70			Rev A00
Date: Friday, February 07, 2014			Sheet 16	of 104	



SSID = PCH



PCH strap pin:

On Die DSW VR Enable	
DSWVRMEN	Low = Disable * High = Enable (default)

This signal has no integrated pull-up/pull-down.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PM)

Size
A3

Document Number

Janus HSW 40/50/70


Rev
400

Date: Friday, February 07, 2014

Sheet 17 of 104


104

SSID = PCH




WWW.AliSaler.Com


Integrated SUS 1V VRM Enable	
INTVRMEN	Low = External VRs High = Internal VRs*




SSID = CPU




WWW.AliSaler.Com



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)



SizeA4

Document Number

RevA00

Date: Friday, February 07, 2014Sheet 22 of 104

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(VSS)

Size
A3

Document Number




Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014

Sheet 23 of 104

Layout Note:
Need very close




WWW.AliSaler.Com

[illegible]

Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	O	O
72.25647.00A	O	O
072.25B64.0001	O	O

[illegible]

SSID = RBATT



DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Flash/RTCSize
A3

Document Number




Janus HSW 40/50/70

Rev	
A00	


Date: Friday, February 07, 2014

Sheet 25 of 104


SSID = Thermal



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125




SSID = AUDIO



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Janus HSW 40/50/70		A00
Date: Friday, February 07, 2014		Sheet 28	of 104

WWW.AliSaler.Com

Speaker trace width >40mil @ 2W4ohm speaker power

ACES-CON4-29-GP

2nd = 20.F1804.004

Combo Jack

022.10002.0001

[illegible]

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Speaker/HPMIC

Janus HSW 40/50/70






Rev
A00

Sheet 29 of 104


SSID = LOM

LAN TransFormer (10/100/1000M & 10/100M co-lay)

Layout note:
30 mil spacing between MDI differential pairs.



Layout:
Place near RJ45




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**
Size: A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**
Date: Monday, February 10, 2014 Sheet: 31 of 104


(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)Card Reader					
Size	Document Number				Rev
A4	Janus HSW 40/50/70				A00
Date: Friday, February 07, 2014			Sheet 32 of 104		

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4









Document Number
Janus HSW 40/50/70




Date: Friday, February 07, 2014

Rev
A00


Sheet 33 of 104

SSID = USB





USB2.0 Port3 (IO Board)



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**



Size	Document Number	Rev
	Janus HSW 40/50/70	A00

Date: Friday, February 07, 2014 Sheet 35 of 104

SSID = Reset.Suspend



Power Good

ROSA Run Power



<Core Design>

SSID = Reset.Suspend



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Reduction Circuit

Size
A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 37 of 104



Obs reason:
For new project,
pls help to use cost down version
SY6288C10CAC for instead.



DS3

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DSW

Size
A4

Document Number

Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014

Sheet 38 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
(Reserved) 1D05_M

Size A4	Document Number Janus HSW 40/50/70	Rev A00
------------	--	-------------------

Date: Friday, February 07, 2014	Sheet 39 of 104
---------------------------------	-----------------


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Janus HSW 40/50/70</i>		Rev <i>A00</i>
Date: Friday, February 07, 2014		Sheet 40 of	104

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Janus HSW 40/50/70</i>		Rev <i>A00</i>
Date: Friday, February 07, 2014	Sheet	41	of 104




```
SSID = PWR.Support
```



SSID = PWR.Support



Placement: Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number


Janus HSW 40/50/70

Rev
A00


Date: Friday, February 07, 2014

Sheet 43 of 104

SSID = Charger



EE need pull high and net name



EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
45W	0	0
65W	1	0
90W	0	1

«Core Design»




Title **CHARGER HPA02224**

Size	Document Number	Rev
Custom	Janus HSW 40/50/70	A00

Order: 07-00000007 2014 Sheet 22 of 104

WWW.AliSaler.Com




	TPS51225	TPS51285
PR4510	45.3KK	9.09K
PR4511	110K	22.1K



<Core Design>



SSID = CPU.Regulator




	PR4603	PR4614
15W	1.27K 64.12715.6DL	90.9K 64.90925.6DL
28W	1.58K 64.15815.6DL	113K 64.11335.6DL



Shark Bay ULT 15W CPU
IccMAX=32A
TDC=10A
35.2A<OCP<41.6A
Frequency=750KHZ
LL=-2.0 mV/A

	PR4705 (Cyntec)	OCP
15W	357 ohm (64.35705.6DL)	38A
28W	412 ohm (64.41205.6DL)	48A
	PR4705 (Maglayers)	
15W	383 ohm (64.38305.6DL)	38A
28W	464 ohm (64.46405.6DL)	48A

Change PC4723 to 10U from 22U based on PI Simulation.




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ISL95813_CPUCORE(2/2)		
Size	Document Number	Rev	
A3	Janus HSW 40/50/70	A00	
Date:	Friday, February 07, 2014	Sheet	47 of 104

```
SSID = PWR.Plane.Regulator_1p05v
```


$$V_{out} = 0.704V * (R1 + R2) / R2$$

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RT8237 1D05V**

Size A3	Document Number Janus HSW 40/50/70	Rev A00
Date: Friday, February 07, 2014	Sheet 48 of 104	

```
SSID = PWR.Plane.Regulator 1p35v0p675v
```




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 0.1UH M PCMC063T-R10MN 1.5-1.7mohm Isat =60Arms 68.R1010.10T
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsui/77.53371.18L
MOS: FET MOS FDMS3664S NC POWER56 / 84.03664.037 / Q1: 8.5-11mohm @Vgs=4.5V Q2: 2.6-3.2mohm @Vgs=4.5V

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Janus HSW 40/50/70


Date: Friday, February 07, 2014

Rev
A00


Sheet 50 of 104

SSID = PWR.Plane.Regulator_1p5v

TLV70215 for 1D5V_S0



SY8208D for 1D35V_VGA_S0(1D5V)



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TLV70215_1D5V / SY8208D_1D5V(VGA)**

Size: A3 Document Number: **Janus HSW 40/50/70** Rev: **A00**

Date: Friday, February 07, 2014 Sheet: 51 of 104



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 53 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector

Size
A3



Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014



Rev
X02

Sheet 54 of 104





CRT Board Connector





CRT RGB
CRT H/V SYNC
CRT SMBUS



Layout note:
All cap need close to chip



POL1_SDA(PIN2)	POL2_SDA(PIN2)	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE




- EEPROM with a size of 16K-Byte
- EEPROM device should be 2-byte addressing device
- Slave address should configure as 0xA8




Figure 3. Slave Address Bits

«Core Design»



SATA HDD Connector



ODD Connector



SATA Zero Power ODD




<Core Design>

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size

A3

Document Number

Janus HSW 40/50/70

Date: Friday, February 07, 2014

Rev

A00

Sheet


57

 of

104

SSID = Wireless

Mini Card Connector(802.11a/b/g)



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

Mini Card (WLAN)

Size
A4

Document Number

Janus HSW 40/50/70

Rev
400

Date: Friday, February 07, 2014

Sheet 58 of 104

104

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 59 of	104

5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A


A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Janus HSW 40/50/70				Rev A00
Date: Friday, February 07, 2014			Sheet 60 of 104		

SSID = KBC

Internal Keyboard Connector (DVC40)




20.K0592.030
2nd = 20.K0565.030
3rd = 20.K0621.030

CAP LED Control LOW acted from KBC GPIO



84.00144.N11


Internal Keyboard Connector (DVC50/DVC70)



20.K0592.030
2nd = 20.K0565.030
3rd = 20.K0621.030

SSID = Touch.Pad

BDW: Support PTP




Touch Pad Connector

Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(P2)
8	CLK(P2)


20.K0665.008
2nd = 20.K0667.008

Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



TP_VDD
TPCLK_C
TPDATA_C
DC1_SCL_R
DC1_SDA_R
TP_LID_CLOSE#
TP_LID_CLOSE#


Keyboard Backlight (DVC70)



KB Backlight Power Consumption: 285mA max.




20.K0800.004
2ND = 20.K0841.004

<Core Design>



USB2.0 Port3 Card Reader LED


The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 63 of 104	


SSID = User.Interface



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 64 of 104	

SSID = DEBUG PORT




20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 65 of 104	


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 66 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Janus HSW 40/50/70

Date: Friday, February 07, 2014

Sheet 67 of 104

Rev

A00

Reserved

(Blanking)


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			RESERVED	
Size	Document Number	Rev		
A3	Janus HSW 40/50/70	A00		
Date: Friday, February 07, 2014		Sheet	68	of 104

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

USB3.0 PORT

Size A3	Document Number Janus HSW 40/50/70	Rev A00
Date: Friday, February 07, 2014	Sheet 69	of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Janus HSW 40/50/70

Date: Friday, February 07, 2014

Sheet 70 of 104


Rev

A00

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Janus HSW 40/50/70	Rev A00
------------	--	-------------------

Date: Friday, February 07, 2014	Sheet 71 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved


Size	Document Number	Rev
A3	Janus HSW 40/50/70	A00

Date:	Friday, February 07, 2014	Sheet	72	of	104
-------	---------------------------	-------	----	----	-----


IPU1G		20108		7 OF 14	
414 IPFAB		GF117	GF119/GK208		
	OK109	NC	NC	IPFA_TXC8	A4_3
	GF119/GK208	GF117	NC	IPFA_TXC	A4_3
	IPFAB_RSET	NC	NC	IPFA_TXD08	Y4_Y
			NC	IPFA_TXD0	Y4_Y
	IPFAB_PLLVDD	NC	NC	IPFA_TXD19	A4_2
	IPFAB_PLLVDD	NC	NC	IPFA_TXD2	A4_3
			NC	IPFA_TXD29	A4_1
			NC	IPFA_TXD2	A4_1
			NC	IPFA_TXD39	A4_5
			NC	IPFA_TXD3	A4_5
			NC	IPFB_TXC8	A4_1
			NC	IPFB_TXC	A4_5
			NC	IPFB_TXD4	A4_2
			NC	IPFB_TXD4	A4_3
			NC	IPFB_TXD59	A4_3
			NC	IPFB_TXD5	A4_3
			NC	IPFB_TXD69	A4_1
			NC	IPFB_TXD6	A4_1
			NC	IPFB_TXD79	A4_5
			NC	IPFB_TXD7	A4_4
			NC		
	OK158				B3_Y
	GF119/GK208	GF117			
	IPFA_JOVDD	NC			
	IPFA_JOVDD	NC			
IPFAB					
N14MGE-S42 GP					
71.0N14M.B0U					

[illegible]


Under GPU



Near GPU




G10, G12:
If GC62.0 is implemented, connect to a 3V3 rail that will be on in GC6.
If GC62.0 is NOT implemented, connect to the same rail as VDD33.



VGA_CORE

GPU1E 5 OF 14




N14M-GE-S-A2-GP

71.0N14M.B0U

OPS


GPU1F 6 OF 14



N14M-GE-S-A2-GP

71.0N14M.B0U

OPS



3V3_AON_S0

G10

G12

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

G8

3D3V_VGA_S0


3.3V +/- 5%


85mA


<Core Design>

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		GPU_DPPWR/GND(5/5)	
Size	Document Number	Rev	A00
Custom	Janus HSW 40/50/70		
Date	Friday, February 07, 2014	Sheet	77 of 104







<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Janus HSW 40/50/70		A00
Date: Friday, February 07, 2014			
Sheet 80 of 104			

D

1

C

C

B

E

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

GPU-VRAM7,8 (4/4)

Size
A3

Document Number	
-----------------	--

Janus HSW 40/50/70


Rev

Rev	A00
-----	-----

Date: Friday, February 07, 2014

Sheet 81 of 104


```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0
```

[illegible]

CTx (pF)	Rise Time (µs) 10% - 90%, COU = 0.1µF @ VIN; VOUT=0 ohm load							
	Typical values @ 25°C, 25V X7R 10% ceramic cap							
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	1V	0.8V
0	107	72	46	41	36	34	33	29
220	425	276	146	122	103	91	88	74
270	489	316	172	139	121	107	104	84
470	774	487	272	224	181	159	154	123
680	1108	708	373	317	242	221	213	168
1000	1561	1007	546	441	364	314	299	234
2200	3600	2289	1240	1019	817	681	665	539
4700	7757	5092	2674	2203	1808	1592	1516	1177
10000	15700	10310	5601	4659	3674	3401	3197	2562


Table 1. Rise time vs. CTx value

<Core Design>



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Janus HSW 40/50/70	Rev A00
Date: Friday, February 07, 2014	Sheet 84 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Janus HSW 40/50/70	Rev A00
------------	--	-------------------


Date: Friday, February 07, 2014	Sheet 85 of 104
---------------------------------	-----------------

SSID = Mechanical



SSID = EMI

Mind the voltage rating of the caps.




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	Janus HSW 40/50/70	A00
Date:	Friday, February 07, 2014	Sheet 86 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Janus HSW 40/50/70	A00

Date: Friday, February 07, 2014	Sheet 87 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Janus HSW 40/50/70	A00

Date:	Friday, February 07, 2014	Sheet	88	of	104
-------	---------------------------	-------	----	----	-----


(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)Finger Print					
Size A4	Document Number Janus HSW 40/50/70				Rev A00
Date: Friday, February 07, 2014			Sheet 89 of 104		

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014


Rev
A00

Sheet 90 of 104

Free Fall Sensor

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Janus HSW 40/50/70	Rev A00
------------	--	-------------------

Date: Friday, February 07, 2014	Sheet 91 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Janus HSW 40/50/70	A00

Date:	Friday, February 07, 2014	Sheet	92	of	104
-------	---------------------------	-------	----	----	-----

D

1

C

C

B

E

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	Title	Date	Page	No.	of	Total	Pages	Total	Pages	Total	Pages	Total	Pages	Total	Pages	Total	Pages
---	-------	------	------	-----	----	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

Express Card

Size
A3

Document Number

Rev	
-----	--

A00


Date: Friday, February 07, 2014

Sheet 93 of 104

WWW.AliSaler.Com

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A3

Document Number
Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014


Sheet 94 of 104

(Blanking)

<Core Design>


		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size A3	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014	Sheet	95 of	104

WWW.AliSaler.Com


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size A3	Document Number Janus HSW 40/50/70		Rev A00
Date: Friday, February 07, 2014		Sheet 95	of 104

SSID = XDP

CPU XDP



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU/PCH XDP

Size
A4


Document Number
Janus HSW 40/50/70

Rev
A00


Date: Friday, February 07, 2014

Sheet 96 of 104

Shark Bay Platform Power Sequence




N14P-GT Power-Up/Down Sequence




For power-down, reversing the ramp-up sequence is recommended.


(DC mode)

Red Words: Controlled by EC GPIO




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram




KBC SMBus Block Diagram




CLK Block Diagram



Thermal Block Diagram



Audio Block Diagram



Change notes -

[illegible]

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30

Change History

Size
A3

Document Number	
-----------------	--

Janus HSW 40/50/70


Rev	400
-----	-----

Date: Friday, February 07, 2014

Sheet 103 of 104

VERSION	DATA	PAGE	Change Item
---------	------	------	-------------

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number
Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014

Sheet 104 of 104