


**VER : 1A**

# ZK6 MB Block Diagram


BOM P/N	Description
312K6M80000	
412K6C80000	UMMA / 8000
512K6S80000	00 / 10
312K6M80010	
412K6C80010	
512K6S80010	

### BOM Option Table

Reference	Description
I@	INT VGA
E@	EXT VGA
SP@	SPECIAL FOR EXT/INT VGA
*	DNI




Clock Generator




CPU Clock select




FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz





Clock Generator Strap table



**Quanta Computer Inc.**  
**PROJECT : ZK6**

Size	Document Number	Rev 1A
<b>CLOCK GENERATOR</b>		
Date:	Friday, April 24, 2009	Sheet 2 of 42







Layout Note:  
Place these parts  
reference to Intel demo  
board.


VCC:38A (Low power type)  
VCC:47A (Standard type)

Layout Note:  
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)  
4.5A(Supply before VCC Stable)



VCCA:130mA



Layout Note:  
Z0=27.4,PU/PD L<1"

Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0  
stuff 22U\*34, NC 22U\*2  
stuff 330U\*2, NC330U\*2




**Quanta Computer Inc.**  
**PROJECT : ZK6**

Size	Document Number	CPU Power	Rev 1A
Date:	Friday, April 24, 2009	Sheet 4 of 42	

CPU 2/2

WWW.AliSaler.Com


	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06




0.3125\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"

Layout Note:  
WIDE(10):SPACING(20),  
L<0.5"

2/3\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"





**Quanta Computer Inc.**

**PROJECT : ZK6**

Size	Document Number	Rev 1A
<b>GMCH HOST</b>		
Date: Friday, April 24, 2009	Sheet 5 of 42	



**GMCH (CANTIGA)**



### Strap table


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

### Strap pin





NB Thermal trip pin  
No use Thermal trip NB side can  
NC.(NB has ODT)

**PM\_DPRSTP#**  
The Daisy chain topology should  
be routed from ICH9M to IMVP ,  
then to (G)MCH and CPU, in that  
order.



**NOTE:**  
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCCHDA and VCCSUSDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.


DDR3 PWROK




SM\_VREF.Default use voltage divider for  
poor layout cause +SMDDR\_VREF not  
meet spec.And Intel circuit PU/PD is  
1K,But Check list PU/PD is 10K.



## INTEL FAE Suggest PD for Ext graphics



NB Thermaltrip



```

| DDPC_CTRL for HDMI port C |
| SDVO_CTRL for HDMI port B |

```

<Checklist ver0.8>  
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

<Pin out check issue>  
Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN




**Quanta Computer Inc.**  
PROJECT : ZK6

Size	Document Number	Revision
	<b>GMCH DMI</b>	Rev 1
Date:	Friday, April 24, 2009	Sheet 6 of 42

IV@  
EV@  
SP@

## IV&EV Dis/Enable setting

If LVDS no use,all signal can NC



SGAT  
GRAPHICS  
PCI-EXPRESS  
A.I.  
VDD

PEG\_COMPI  
PEG\_COMPO

PEG\_RX#\_0  
PEG\_RX#\_1  
PEG\_RX#\_2  
PEG\_RX#\_3  
PEG\_RX#\_4  
PEG\_RX#\_5  
PEG\_RX#\_6  
PEG\_RX#\_7  
PEG\_RX#\_8  
PEG\_RX#\_9  
PEG\_RX#\_10  
PEG\_RX#\_11  
PEG\_RX#\_12  
PEG\_RX#\_13  
PEG\_RX#\_14  
PEG\_RX#\_15

PEG\_RX\_0  
PEG\_RX\_1  
PEG\_RX\_2  
PEG\_RX\_3  
PEG\_RX\_4  
PEG\_RX\_5  
PEG\_RX\_6  
PEG\_RX\_7  
PEG\_RX\_8  
PEG\_RX\_9  
PEG\_RX\_10  
PEG\_RX\_11  
PEG\_RX\_12  
PEG\_RX\_13  
PEG\_RX\_14  
PEG\_RX\_15

PEG\_TX#\_0  
PEG\_TX#\_1  
PEG\_TX#\_2  
PEG\_TX#\_3  
PEG\_TX#\_4  
PEG\_TX#\_5  
PEG\_TX#\_6  
PEG\_TX#\_7  
PEG\_TX#\_8  
PEG\_TX#\_9  
PEG\_TX#\_10  
PEG\_TX#\_11  
PEG\_TX#\_12  
PEG\_TX#\_13  
PEG\_TX#\_14  
PEG\_TX#\_15

PEG\_TX\_0  
PEG\_TX\_1  
PEG\_TX\_2  
PEG\_TX\_3  
PEG\_TX\_4  
PEG\_TX\_5  
PEG\_TX\_6  
PEG\_TX\_7  
PEG\_TX\_8  
PEG\_TX\_9  
PEG\_TX\_10  
PEG\_TX\_11  
PEG\_TX\_12  
PEG\_TX\_13  
PEG\_TX\_14  
PEG\_TX\_15

L<0.5" , If PCIE not support  
still connect to +VCC\_PEG

+1.05V

T37 EXP\_A\_COMPX  
T36  
R103 49.9/F 4  
H44 PEG\_RXN0  
J46 PEG\_RXN1  
L44 PEG\_RXN2  
L40 PEG\_RXN3  
N41 PEG\_RXN4  
P48 PEG\_RXN5  
N44 PEG\_RXN6  
T43 PEG\_RXN7  
U43 PEG\_RXN8  
Y43 PEG\_RXN9  
Y48 PEG\_RXN10  
Y36 PEG\_RXN11  
Y36 PEG\_RXN12  
AA43 PEG\_RXN13  
AD37 PEG\_RXN14  
AC47 PEG\_RXN15  
H43 PEG\_RXP0  
J44 PEG\_RXP1  
L43 PEG\_RXP2  
L41 PEG\_RXP3  
N40 PEG\_RXP4  
P47 PEG\_RXP5  
N43 PEG\_RXP6  
T42 PEG\_RXP7  
U42 PEG\_RXP8  
Y42 PEG\_RXP9  
W47 PEG\_RXP10  
Y37 PEG\_RXP11  
AA42 PEG\_RXP12  
AD36 PEG\_RXP13  
AC48 PEG\_RXP14  
AD40 PEG\_RXP15

H43 PEG\_RXP0  
J44 PEG\_RXP1  
L43 PEG\_RXP2  
L41 PEG\_RXP3  
N40 PEG\_RXP4  
P47 PEG\_RXP5  
N43 PEG\_RXP6  
T42 PEG\_RXP7  
U42 PEG\_RXP8  
Y42 PEG\_RXP9  
W47 PEG\_RXP10  
Y37 PEG\_RXP11  
AA42 PEG\_RXP12  
AD36 PEG\_RXP13  
AC48 PEG\_RXP14  
AD40 PEG\_RXP15

J41 C PEG\_TXN0 C103  
M46 C PEG\_TXN1 C119  
M47 C PEG\_TXN2 C125  
M40 C PEG\_TXN3 C133  
M42 C PEG\_TXN4 C105  
R48 C PEG\_TXN5 C141  
N38 C PEG\_TXN6 C154  
T40 C PEG\_TXN7 C186  
U37 C PEG\_TXN8 C197  
U40 C PEG\_TXN9 C201  
Y40 C PEG\_TXN10 C211  
AA46 C PEG\_TXN11 C215  
AA37 C PEG\_TXN12 C208  
AA40 C PEG\_TXN13 C230  
AD43 C PEG\_TXN14 C237  
AC46 C PEG\_TXN15 C239

J42 C PEG\_TXP0 C100  
L46 C PEG\_TXP1 C113  
M48 C PEG\_TXP2 C122  
M39 C PEG\_TXP3 C130  
M43 C PEG\_TXP4 C112  
R47 C PEG\_TXP5 C147  
N37 C PEG\_TXP6 C151  
T39 C PEG\_TXP7 C184  
U36 C PEG\_TXP8 C184  
U39 C PEG\_TXP9 C199  
Y39 C PEG\_TXP10 C202  
Y46 C PEG\_TXP11 C213  
AA36 C PEG\_TXP12 C207  
AA39 C PEG\_TXP13 C221  
AD42 C PEG\_TXP14 C232  
AD46 C PEG\_TXP15 C243

## IV&EV Dis/Enable setting

<5/31>Montevina\_Schematics\_Checklist\_Rev0\_8


a)For TV/OUT Disabled, TV\_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC.What is correct.  
b)For CRT DAC Disable, CRT\_DDC\_CLK, CRT\_DDC\_DATA, CRT\_HSYNC, CRT\_VSYNCThese signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>  
For EV@  
CRT R/G/B 0ohm to GND  
CRTIREF 0ohm to GND

<check list>  
For IV@  
CRT R/G/B 150ohm to GND  
CRTIREF 976 ohm to GND (>12")




SP@



MXM STUFFED.


CRTIREF pull down  
for IV cantiga 1.02k ohm/F



Quanta Computer Inc.


PROJECT : ZK6

GMCH VGA





IV@  
SP@



GMCH (CANTIGA)

IV@  
EV@  
SP@

1210 10uH, 10%  
0.45A DCR\_max = 0.39

1.05V  
64.8mA for DPLL A/B

1210 10uH, 10%  
0.45A DCR\_max = 0.39

1210 0.1uH, 20%, 1A,  
DCR\_max=0.078Ω

3.3V  
24.15mA for VCCA\_TVA\_DAC  
39.48mA for VCCA\_TVB\_DAC  
24.15mA for VCCA\_TV\_CDAC  
Total 87.78mA

FB 180 @100 MHz, 25% 1.5A  
DCR\_max=90 m

CRB no 10U  
Check list need min 10U~100U for VCCA\_TV\_DAC

1.5V  
48.363mA for CRT  
5mA for IV

FB 220 @100 MHz, 25%, 2A

1.05V  
50mA

WWW.AliSaler.Com

## IV&EV Dis/Enable setting

### IV&EV Dis/Enable setting

SP@:INT use 0.01U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

SP@:INT use 0.1U  
EXT use 0 ohm

## IV&EV Dis/Enable setting

SP@:INT use 1 U  
EXT use 0 ohm

SP@:INT use 1 U  
EXT use 0 ohm

SP@:INT use 1 U  
EXT use 0 ohm

SP@:INT use 1 U  
EXT use 0 ohm

Power Net Name	Cantiga(V)
VCC_AXG_#	1.05V
VCC_AXG_NCTF_#	1.05V
VCCA_PEG_BG	1.5V
VCCA_DPLL_A	1.05V
VCCA_DPLL_B	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V
VCCD_PEG_PLL	1.05V

## External Graphics (GMCH Integrated Graphics Disable)

VCCSYNC_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCC_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND

Check list : 0.1U  
CRB : 0 ohm  
1210 0.1 2H, 20% 1A  
DCR max = 78 m

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA

0805 100 nH, DCR=160 m  
Max rated current = 220 mA



0805 100 nH, DCR=160 m  
Max rated current = 220 mA




Quanta Computer Inc.

PROJECT : ZK6

GMCH POWER







Port Config 1 bit 1 (Port 1-4)








## ICH PWROK




## Resume RST



## M/B ID

ID0 :: ZK=0 , ZR=1  
ID1 :: UMA=0 , MXM=1




Board ID	ID3	ID2	ID1	ID0
default	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0


Quanta Computer Inc.			
PROJECT : ZK6			
Size	Document Number	ICH9M GPIO	
Date: Friday, April 24, 2009		Sheet 14	of 42

## South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R229 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R446 *1K 4


## CLK Enable









## MXM Module




## LVDS





## Thermo SMBus



CRT



## iHDMI





```
<17> EV_LVDS_BL_BRGHT
=> MXM
=> UMA
=> EC
<7> L_BKLT_CTRL
<30> CONTRAST
```


**Close to LCD connector (CN3)**

[illegible]




The diagram shows a +3V supply connected to a network of resistors. The resistors are labeled R374, R375, R380, R349, R347, and R348. The values for R374, R375, R380, R349, R347, and R348 are all 4.7K. The connections are labeled TRIM\_R, HPDEN\_R, CCT1\_R, and CCT2\_R. The ground symbol is at the bottom left.

**To GMCH**



<17> TMD5\_HPD# 

Voltage level 0.9V

Equalization Control		
PC1 PIN4	PC0 PIN3	EQ Control
L	L	8dB
L	H	4dB
H	L	12dB
H	H	0dB




### OE# control for power saving



**Switch I2C E@ or I@**

NV suggestion near HDMI connector






**Switch E@ or I@**




EMI


### HDMI connector




**WWW.AliSaler.Com**




## Decoupling CAP



**PLACE NEAR IC SIDE**




## EEPROM




**Quanta Computer Inc.**  
PROJECT : ZK6

Size	Document Number	Rev
	<b>AR8131 GLAN</b>	1A
Date:	Friday, April 24, 2009	Sheet 20 of 42




Close to Transformer pin 1,4,7,10


## TRANSFORMER



## RJ45



## BLUETOOTH CONNECTOR



Quanta Computer Inc.

PROJECT : ZK6


Size	Document Number	Rev
	LAN Transformer and RJ45/BT	1A

Date: Friday, April 24, 2009 Sheet 21 of 42


# MINI-CARD

+3.3V: 1000mA  
+3.3Vaux: 330mA  
+1.5V: 500mA

## 9.0mm - Wireless card



## 4.0mm - TV CARD / debug card



**Quanta Computer Inc.**


**PROJECT : ZK6**

Size	Document Number	Rev
	<b>MINI PCI-E card/TV</b>	1A


Date: Friday, April 24, 2009

Sheet 22 of 42



## MAIN SATA HDD



## ODD (SATA)




## EE RETURN-PATH CAPACITORS









## SPEAKER/HP AMP.




## SPEAKER




## LINE-OUT/SPDIFO



## LINE IN




## SUBWOOFER




## AMP & PHONE JACK & SUBWOOFER




POWER BOARD





LED




MMB



Close to MMB connector






Quanta Computer Inc.

PROJECT : ZK6

Size	Document Number	Rev 1A
POWER/MMB/LAUNCH/LED		
Date:	Friday, April 24, 2009	Sheet 27 of 42

[illegible]

The schematic diagram illustrates the USB interface circuit for the G547F2P81U microcontroller. The microcontroller (U121) has the following connections:

- IN1** (Pin 2) is connected to **USBP2+** (<13>).
- IN2** (Pin 3) is connected to **USBP2-** (<13>).
- EN#** (Pin 4) is connected to **USBOC#2** (<13>).
- OUT3** (Pin 8) is connected to **USBP2+ R** (SHORTPADP2+ R).
- OUT2** (Pin 7) is connected to **USBP2- R** (SHORTPADP2- R).
- OUT1** (Pin 6) is connected to **USBP1+** (<13>).
- OC#** (Pin 5) is connected to **USBP1-** (<13>).


Power and ground connections include:



- 1u16V\_6** (Capacitor C422) connected to IN1 and IN2.
- 1u10V\_4** (Capacitor C424) connected to OUT3 and OUT2.
- 47p50V\_4** (Capacitor C416) connected to EN#.
- 47p50V\_4** (Capacitor C411) connected to OUT3 and OUT2.
- R299** and **R296** (Resistors) connected to OUT3 and OUT2 respectively, labeled "For EMI".
- +3V** (Power supply) connected to the microcontroller's VCC pin.
- USBPWR\_USB** (Power supply) connected to the microcontroller's GND pin.

The USB connector (CN11) has the following pins:


- 1**: USBP2+ R
- 2**: USBP2- R
- 3**: USBP1+
- 4**: USBP1-
- 5**: CLK\_Card48
- 6**: PLTRST#
- 7**: +3V
- 8**: USBPWR\_USB
- 9**: USBPWR\_USB
- 10**: USBPWR\_USB
- 11**: USBPWR\_USB
- 12**: USBPWR\_USB
- 13**: USBPWR\_USB
- 14**: USBPWR\_USB

A note indicates that the USBPWR\_USB signal is suggested to be 0.1uF-CAP. by FAR-Willy.







## CPU FAN




## TP LOCK Button



## TOUCHPAD & Finger-Printer CONN.






**Quanta Computer Inc.**

**PROJECT : ZK6**

Size	Document Number	Rev
	<b>KB/FAN/TP+FP</b>	1A
Date:	Friday, April 24, 2009	Sheet 29 of 42






## I/O ADDRESS SETTING


I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MO
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :  
Disabled ('1') if using FWH device on LPC.  
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


## SM BUS PU



## ACER ID




## SPI FLASH



1/13 Confirm by vendor mail :  
If the Southbridge enables 'Long Wait Abort' by default, the  
flash device should be 50MHz (or faster)


## HWPG





## INTERNAL KEYBOARD STRIP SET




## CIR



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZK6</b>		Rev 1.
Size	Document Number	
<b>WPCE775C_0DG &amp; FLASH</b>		
Date:	Friday, April 24, 2009	Sheet 30 of 42





Quanta Computer Inc.

PROJECT : ZK6

SYSTEM 5V/3V (ISL6237)

Size

Document Number

Date:


Friday, April 24, 2009

Sheet

32 of 42

Rev

1A





all component in this page would be stuff for UMA only

