

Compal Confidential


Schematic Document

Crestline_GM/PM+NB8M-GS & ICH8M

2007 / 1 / 2 Rev:0.4

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Date	Thursday, January 10, 2008
				Sheet	1 of 51
				Rev	0.4

JAL30 UMA/Discrete



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Rev	0.4
				Date:	Thursday, January 10, 2008
				Sheet	2 of 51

O MEANS ON X MEANS OFF

X MEANS OFF

Device	IDSEL
--------	-------

[illegible]

VCC	3.3V +/- 5%
-----	-------------


Board ID	Rb / Rd
----------	---------

[illegible]




--	--


[illegible][illegible]

www.AllSales.com



H_THRMTRIP# should connect to ICH8 and GMCH without T-ing (No stub)







layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.




High Frequency Decoupling

10uF 0805 X5R -> 85 degree.


JP1D		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
AF2	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[010]	T23
B11	VSS[011]	T26
B13	VSS[012]	U3
B16	VSS[013]	U6
B19	VSS[014]	U21
B21	VSS[015]	U24
B24	VSS[016]	V2
C5	VSS[017]	V5
C8	VSS[018]	V22
C11	VSS[019]	V25
C14	VSS[020]	W1
C16	VSS[021]	W4
C19	VSS[022]	W23
C2	VSS[023]	W26
C22	VSS[024]	Y3
C25	VSS[025]	Y6
D1	VSS[026]	Y21
D4	VSS[027]	Y24
D8	VSS[028]	AA2
D11	VSS[029]	AA5
D13	VSS[030]	AA8
D16	VSS[031]	AA11
D19	VSS[032]	AA14
D23	VSS[033]	AA16
D26	VSS[034]	AA19
E3	VSS[035]	AA22
E6	VSS[036]	AA25
E8	VSS[037]	AB1
E11	VSS[038]	AB4
E14	VSS[039]	AB8
E16	VSS[040]	AB11
E19	VSS[041]	AB13
E21	VSS[042]	AB16
E24	VSS[043]	AB19
F5	VSS[044]	AB23
F8	VSS[045]	AB26
F11	VSS[046]	AC3
F13	VSS[047]	AC6
F16	VSS[048]	AC8
F19	VSS[049]	AC11
F2	VSS[050]	AC14
F22	VSS[051]	AC16
F25	VSS[052]	AC19
G4	VSS[053]	AC21
G1	VSS[054]	AC24
G23	VSS[055]	AD2
G26	VSS[056]	AD5
H3	VSS[057]	AD8
H6	VSS[058]	AD11
H21	VSS[059]	AD13
H24	VSS[060]	AD16
J2	VSS[061]	AD19
J5	VSS[062]	AD22
J22	VSS[063]	AD25
J25	VSS[064]	AE1
K1	VSS[065]	AE4
K4	VSS[066]	AE8
K23	VSS[067]	AE11
K26	VSS[068]	AE14
L3	VSS[069]	AE16
L6	VSS[070]	AE19
L21	VSS[071]	AE23
L24	VSS[072]	AE26
M2	VSS[073]	A2
M5	VSS[074]	AF6
M22	VSS[075]	AF8
M25	VSS[076]	AF11
N1	VSS[077]	AF13
N4	VSS[078]	AF16
N23	VSS[079]	AF19
N26	VSS[080]	AF21
P3	VSS[081]	A25
	VSS[082]	AF25

Place these caps inside the CPU socket cavity. (Left side on Top).




Place these caps inside the CPU socket. (Left side on Top).

Place these caps inside the CPU socket cavity. (Right side on Top side).




Place these caps inside the CPU socket. (Right side on Top).


Place these caps inside the CPU socket cavity. (Left side on Bottom).



Place these caps inside the CPU socket cavity. (Right side on Bottom).




Place these caps inside the CPU socket. (Left side on Top).




Place these caps inside the CPU socket. (Right side on Top side).

ESR <= 1.5m ohm
Capacitor > 880 uF

Place these outside of socket cavity on L8 (North side Secondary)




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Merom(3/3)-GND&Bypass
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Rev	0.4
				Date:	Thursday, January 10, 2008
				Sheet	6 of 51





+1.25VM_AXD

10. CLK CLK0




WWW.AliSaler.Com













Note: CRT / TV-out should route to JP30 first then to the JP1 & JP2 on system side.


Strap Pin Table	
CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational. * 1 = PCIE/SDVO are operating simu.










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	CRESTLINE(4/6)-PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Document Number	LA-4121P	Rev	0.4
Date		Thursday, January 10, 2008	Sheet	10	of 51






Security Classification		Compal Secret Data		Compal Electronics, Inc. CRESTLINE(6/6)-PWR/GND	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE LOANED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev. 0.4	
Date: Thursday, January 10, 2008				Sheet 12 of 51	




Security Classification	Compal Secret Data			Compal Electronics, Inc. DDR2 SO-DIMM I		
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	DDR2 SO-DIMM I	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN ANY MANNER, OR REPRODUCED IN ANY MANNER, OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number LA-4121P	Rev	0.4
Date: Thursday, January 10, 2008				Sheet	13	of 51



Layout Note:
Place near JDIM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistor
closely JP42,all
trace length Max=1.5"



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/1/15		Deciphered Date	
				2008/1/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Title	
				DDR2 SO-DIMM II	
				Document Number	
				LA-412IP	
				Rev	
				0.4	
				Date:	
				Thursday, January 10, 2008	
				Sheet	
				14 of 51	





Size Custom	Document Number LA-4121P	Rev 0.4
Date: Thursday, January 10, 2008	Sheet 15 of 51	



FSLC	FSLB	FSLA	CPU	SRC	PCI
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz
0	1	0	200	100	33.3
0	1	1	166	100	33.3

FSB Frequency Set:




CPU Driven	Stuff	R1107	R1135	R1083
*(Default)	No Stuff	R1074	R1086	R1098
	Stuff	R1086	R1139	R1135
	No Stuff	R1083	R1107	R1128
667MHz	Stuff	R1135	R1139	
	No Stuff	R1083	R1107	R1128
	Stuff	R1135	R1139	
800MHz	Stuff	R1083	R1086	R1098
	No Stuff	R1074	R1107	R1113
	Stuff	R1135	R1139	





For ITP_EN, 0 = SRC8/SRC8#; 1 = ITP/ITP#
For 27_SEL, 0 = Enable DOT96 & SRC1,
1 = Enable SRC0 & 27MHz
For PCI2_EN, 0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Clock Generator
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Rev	0.4
				Date:	Thursday, January 10, 2008
				Sheet	16 of 51




A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enble High= Default*




Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS
0	1	SPI
1	1	LPC *(Default)







XOR CHAIN ENTRANCE STRAP:RSVD





XOR Chain Entrance Strap		
ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1

Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Document Number	ICH8(2/4)-LAN,HD,IDE,LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.4
Date:	Thursday, January 10, 2008	Sheet	18	of	51







CDROM CONN




SATA HDD CONN




then SD_CSEL= Floating
else SD_CSEL= Low

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	HDD/CDROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Date	Thursday, January 10, 2008
				Sheet	21 of 51
				Rev	0.4




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Broadcom BCM5787M	
Date: Thursday, January 10, 2008				Sheet	22 of 51
Rev				Document Number	LA-4121P
				Rev	0.4




The diagram shows a 4-bit DAC circuit. It consists of four resistors connected in parallel between a common input line and ground. The resistors are labeled R627, R548, R314, and R561. Each resistor has a value of 0.0402_5%. The input line is connected to GND and AGND. The output of the DAC is taken from the common input line.


Security Classification		Compal Secret Data		Compal Electronics, Inc. Codec ALC268	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECORDS MANAGEMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev.	0.4
				Customer	
				Date:	Thursday, January 10, 2008
				Sheet	23 of 51



Express Card Power Switch




Express Card




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/1/15				Deciphered Date			
2008/1/15				Title				Express Card			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				LA-4121P			
Date				Thursday, January 10, 2008				Sheet			
26				of				51			
Rev				0.4							

Mini-Express Card---WLAN






Robson




Mini-Express Card---WWAN


Mini-Express Card---Bluetooth




Wireless_BTN



TPM 1.2 Conn




Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	EC KB926/BIOS/TPM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4121P	0.4
Date		Thursday, January 10, 2008		Sheet	28 of 51






DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR

WWW.AliSaler.Com




Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	USB/BlueTooth/FP/Felcia/Camera	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4121P	0.4
Date:		Thursday, January 10, 2008		Sheet	30 of 51







DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER
 BE REPRODUCED NOR DISCLOSED TO ANY THIRD PARTY WITHOUT OUR PRIOR WRITTEN
 PERMISSION.


WWW.AliSaler.Com




Security Classification	Compal Secret Data			Title	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Screws	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4121P	0.4
				Date: Thursday, January 10, 2008	Sheet 32 of 51




PCI_I0BAR	NB8M
0	Disable
1	Enable(Default)
BAR2_SIZE	NB8M
0	32Mb(Default)
1	16Mb




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/07/10	Deciphered Date	2007/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Date: Thursday, January 10, 2008				Sheet 33 of 51







Bandwidth	RAM Type	Vendor	Package	
FULL R17	32M R11	Samsung R20, R19	(10*12.5)	Infineon GDDR2(400): SA00000S800 (HYB18T256161AF-25) Infineon GDDR2(350): SA00000T700 (HYB18T256161AF-28)
HALF R12	16M R16	Hynix R18, R19	(11*13)	Samsung GDDR2 (400): SA00000FG10 (K4N56163QF-ZC25) Samsung GDDR2 (350): SA00000TB00 (K4N56163QF-ZC2A)
		Infineon R18, R21	(8*13)	Hynix GDDR2 (400): SA00000FF10 (HY5PS561621AFP-25) Hynix GDDR2 (350): SA00000TJ00 (HY5PS561621AFP-28)




Title Size Custom	Document Number	Rev 0.4
Date: Thursday, January 10, 2008		Sheet 36 of 51




DDR2 BGA MEMORY





DDR2 BGA MEMORY






Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2006/07/10				2007/07/10				VRAM DDRA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Rev			
Date: Thursday, January 10, 2008				Sheet 37 of 51				Rev 0.4			





DDR2 BGA MEMORY



DDR2 BGA MEMORY





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/07/10	Deciphered Date	2007/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE USED BY ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Thursday, January 10, 2008				Sheet 38 of 51	0.4





Vin Detector

	Max.	typ.	Min.
L-->H	18.234	17.841	17.449
H-->L	17.597	17.210	16.813





Security Classification	Compal Secret Data			Title	
Issued Date	2006/10/1	Deciphered Date	2007/5/01	DCIN / Precharge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JAL30	0.2
				Date: Thursday, January 10, 2008	Sheet 39 of 51



90W adapter
 $I_{charge} = (V_{srset}/V_{vdac}) * (0.1/PR34) = 3A$
 $I_{adapter} = (V_{acset}/V_{vdac}) * (0.1/PR217) = 4.27A$
 Input OVP : 22.3V
 Input UVP : 17.26V
 Fsw : 300KHz




COIN RTC Battery





IREF	Current
2.968V	3A



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2006/10/1				2007/5/01				Charger/RTC BATTERY			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Sheet			
				JAL30				40 of 51			
				Rev				0.2			
				Thursday, January 10, 2008							








AO4712
Rds (on) = 15mohm~18mohm

1.8VP
Imax=9A



Iocp=12.6A

+1.8VP

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/10/1				Deciphered Date			
								2007/05/30			
Title				NB_CORE							
Document Number				JAL30				Rev			
								0.11			
Date				Thursday, January 10, 2008				Sheet			
								43 of 51			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/1	Deciphered Date	2007/05/30	Title	+VGA_COREP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JAL60
				Date	Thursday, January 10, 2008
				Sheet	44 of 51
				Rev	0.11



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2005/10/1		Deciphered Date		2007/05/30		Title		+1.25VSP / +0.9VSP/ +1.2VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev 0.2		Document Number		Rev 0.2	
						JAL30					
						Date: Thursday, January 10, 2008		Sheet 45 of 51			




WWW.AliSaler.Com




CPU

PH1 under CPU bottom side :
CPU thermal protection at 90 +-3 degree C
Recovery at 50 +-3 degree C



LI-3S :13.5V---- $BATT-OVP=1.5V$
 $BATT-OVP=0.111*BATT+$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/10/1	Deciphered Date	2007/05/30	Title	BATTERY CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JAL30
				Rev	0.2
				Date	Thursday, January 10, 2008
				Sheet	47 of 51


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	41	+3VALWP/+5VALWP	07/11/19	COMPAL	When in the DC-mode , shut down the system ,5valwp output not turn off	ADD PQ76 to turn off 5VALWP wehn shut down the system in the DC-mode	
2	40	Charge	07/11/25	COMPAL	Change RTC circuitry part	del PD16 PC285 PL29 JRTC1	
3	40	Charge	07/11/25	COMPAL	change charge voltage can to adjust	ADD PR53 PR54	
4	40	Charge	07/11/25	COMPAL	increase Coin RTC battery circuitry	ADD PD2 PR1 PC1	
5	40	Charge	07/11/25	COMPAL	increase BQ24751 Vin Detector function	increase PR232	
6	40	Charge	07/12/26	COMPAL	change charge voltage can to adjust	Change PR53 from 15K to 4.3K	
7	42	1.5VSP/+VCCPP	07/12/26	COMPAL	adjust 1.5VSP/+VCCPP OCP set	Change PR271 PR276 PR278 PR282 from 9.09K to 12.1K	
8	43	1.8VP	07/12/26	COMPAL	adjust 1.8VP OCP set	Change PR347 from 12.1K to 16.5K	
9	44	VGA_CORE	07/12/26	COMPAL	adjust VGA_CORE OCP set	Change PR358 from 12.1K to 16.5K	
10	41	+3VALWP/+5VALWP	07/12/26	COMPAL	The schematic location doesn't correspond to PCBA	Change location from PQ76 to PQ74	
11	43	1.8VP	07/12/26	COMPAL	delete resistor 0ohm for HW request	DEL PR342	
12	44	VGA_CORE	07/12/26	COMPAL	delete resistor 0ohm for HW request	DEL PR354	
13	46	CPU_CORE	07/12/26	COMPAL	modify MOS type S08 to Power Pack for height limit	DEL PQ44 PQ48	
14	43	1.8VP	08/01/04	COMPAL	In order to replace IC for system request	ADD PU23 PR342	
15	44	VGA_CORE	08/01/04	COMPAL	In order to replace IC for system request	ADD PU24 PR354	
16	41	+3VALWP/+5VALWP	08/01/04	COMPAL	When in the DC-mode , shut down the system ,5valwp output not turn off	ADD PD16 to turn off 5VALWP wehn shut down the system in the DC-mode	
17	40	Charge	08/01/04	COMPAL	adjust battery charge voltage set	CHANGE PR53 from 15K to 4.3K	
18	40	Charge	08/01/04	COMPAL	VIN Detector has the same function	DEL PR230 PQ62	
19							
20			08/01/04	COMPAL	Increase Resistor on charge boot for EMI request	CHANGE PR220 PR286from 0 to 2.2 ohm	
21			08/01/04	COMPAL	Increase Capacitor on charge boot for EMI request	ADD PC123 PC133 PC231 PC237 PC309 PC310 PC311 PC313 PC312 PC314 PC293	
22			08/01/04	COMPAL	Increase Resistor on charge boot for EMI request	ADD PR158 PR168 PR285 PR281 PR346	
23			08/01/04	COMPAL	Increase Bead on charge boot for EMI request	ADD PL17 PL28	
24							
25							
26							
27							
28							
29							
30							
31							
32							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	PW PIR-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Thursday, January 10, 2008				Sheet	48 of 51

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	24	P24-Mini-Card/WWAN/Roboson	2007/2/3	Compal HW	LED1 Pin3 and Pin4 swap cause BATT_LOW_LED# no function.	Correct LED1 footprint to LED_HT-297UD-CB_4P	0.2 (SW1-13.3*)
2	22	P22-Gigabit LAN(BCM5787M)	2007/2/3	Compal HW	+3VLAN voltage abnormally	Add Q46 for B+_BIAS turn on	0.2 (SW1-13.3*)
3	19	P19-ICH8(3/4)_DMI,USB,GPIO,PCIE	2007/2/3	Compal HW	R121 no need for INTEL no reserve	Un mount R121	0.2 (SW1-13.3*)
4	19	P22-Gigabit LAN(BCM5787M)	2007/2/13	Compal HW	Can't install MAC to EEPROM due to VCC 2.04V only	Change R4 to 0ohm or short R4.	0.2 (SW1-13.3*)
5	29	P29-EC KB926/REED SW/TPM1.2	2007/3/1	Compal HW	KB matrix error by use AK1 KB circuit	Modify to SW1 KB pin define	0.2 (SW1-13.3*)
6	27	P27-CardBus/R5C803	2007/3/1	Compal HW	CB_PME# pull high of two kind power plan (+3V & +3V_SB)	Un-mount R419	0.2 (SW1-13.3*)
7	32	P32-DC/DC Interface	2007/5/11	Compal HW	No VGAPOWERGOOD for turn on +1.8VS	Add pull hish +3VS for VGA_PWGOD	0.2
8	11	P11-CRESTLINE(5/6)-PWR/GND	2007/5/11	Compal HW	VCCP no power	Remove C140(0 ohm in VGA BOM)	
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24	4						
25							
26							
27							
28							
29							
30							
31							
32							

Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Rev EE PIR-1		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev Custom LA-4121P	Rev 0.4	
Date: Thursday, January 10, 2008				Sheet	49	of 51

JAL30 Power Bock



Security Classification	Compal Secret Data			Title
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Power Block
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-4121P
				Rev 0.4
				Date: Thursday, January 10, 2008
				Sheet 50 of 51

