



LWG2-D Block Diagram

(Discrete)

Project code: 91.4Q801.001
PCB P/N : 55.4Q801.XXX
REVISION : 06210-2
(Hannstar, ACCL)



PCB STACKUP



SYSTEM DC/DC	
TPS51120	37
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC	
TPS51124	38
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100	
1D8V_S3	DDR_VREF_S0
APL5332KAC	
3D3V_S0	2D5V_S0
APL5912-U	
1D8V_S3	1D5V_S0
MAXIM CHARGER	
MAX8725	
39	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC	
ISL6262	
35, 36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A
ATI M54 DC/DC	
FAN5234	
49	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0
APL5331KAC	
43	
1D8V_S0	1D2V_S0

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLOCK DIAGRAM	
Size A3	Document Number
LWG2	
Date: Wednesday, June 21, 2006	Sheet 1 of 52
Rev SA	

ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

page 3

PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->G, B->B, C->F, D->G,	0
MiniPCI	21	A/C B/D -> E	1
LAN	23	A -> H	2

History

Calistoga Strapping Signals and Configuration





EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present



NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size	Document Number	Rev	
A3	LWG2	SA	
Date:	Saturday, June 10, 2006	Sheet	2 of 52







SEL2	SEL1	SEL0	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: Clock Generator IDT CVT125PAG
 Size: A3 Document Number: LWG2 Rev: SA
 Date: Saturday, June 10, 2006 Sheet: 3 of 52







Place them near to the chip (< 0.5")




HOST











DDR_VREF_S0

Put decap near power(0.9V) and pull-up resistor

Resistor network components and connections:

- Resistor RN55:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_CKE2 7,11), 2 (M_B_BS#2 8,11), 3 (M_B_A12), 4 (M_B_A9)
- Resistor RN62:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_B_A5), 2 (M_B_A3), 3 (M_B_A1), 4 (M_B_A10)
- Resistor RN60:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_B_A13), 2 (M_ODT2 7,11), 3 (M_CS2# 7,11), 4 (M_B_RAS# 8,11)
- Resistor RN59:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_B_A0), 2 (M_B_A2), 3 (M_B_A4), 4 (M_B_BS#1 8,11)
- Resistor RN54:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_B_A6), 2 (M_B_A7), 3 (M_B_A11), 4 (M_CKE3 7,11)
- Resistor RN61:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_B_BS#0 8,11), 2 (M_B_WE# 8,11), 3 (M_CS3# 7,11), 4 (M_B_CAS# 8,11)
- Resistor RN63:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_A_A13), 2 (M_ODT0 7,11), 3 (M_CS0# 7,11), 4 (M_A_RAS# 8,11)
- Resistor RN65:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_A_BS#1 8,11), 2 (M_A_A0), 3 (M_A_A2), 4 (M_A_A4)
- Resistor RN66:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_A_BS#0 8,11), 2 (M_A_WE# 8,11), 3 (M_A_CAS# 8,11), 4 (M_CS1# 7,11)
- Resistor RN56:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_CKE0 7,11), 2 (M_A_BS#2 8,11), 3 (M_A_A12), 4 (M_A_A8)
- Resistor RN64:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_A_A6), 2 (M_A_A7), 3 (M_A_A11), 4 (M_CKE1 7,11)
- Resistor RN67:**
 - Input: 8, 7, 6, 5
 - Output: 1 (M_A_A5), 2 (M_A_A3), 3 (M_A_A1), 4 (M_A_A10)

Put decap near power(0.9V)
and pull-up resistor

The diagram shows a top-down view of a PCB layout for the 0.9V power plane. A central horizontal purple line represents the power plane, with a ground reference symbol at the bottom right. On either side of this plane, there are two rows of components. The top row consists of 14 capacitors (C435, C419, C413, C387, C386, C411, C384, C412, C438, C438, C385, C391) and 14 pull-up resistors (R435, R419, R413, R387, R386, R411, R384, R412, R438, R438, R385, R391). The bottom row consists of 14 capacitors (C418, C396, C415, C434, C436, C398, C397, C409, C408, C407, C437) and 14 pull-up resistors (R418, R396, R415, R434, R436, R398, R397, R409, R408, R407, R437). The capacitors are labeled 'SCD U16V22' and the pull-up resistors are labeled '10K'. The components are connected to the power plane via vias, indicated by small circles. The text 'Put decap near power(0.9V) and pull-up resistor' is written in a stylized font at the top left.

[illegible]

Place these Caps near DM2

The diagram shows a circuit with a 108V_S3 input connected to a DM2 node. The DM2 node is connected to a ground symbol. Five capacitors are connected in parallel between the DM2 node and ground:


- C733 SC2D2U6D3V3MX-1-GP
- C392 SC2D2U6D3V3MX-1-GP
- C390 SC2D2U6D3V3MX-1-GP
- C759 SC2D2U6D3V3MX-1-GP
- C761 SC2D2U6D3V3MX-1-GP

Below the DM2 node, there are four capacitors connected in parallel between the DM2 node and ground:

- C382 SCD1U16V2ZYSOP-2GP
- C383 SCD1U16V2ZYSOP-2GP
- C416 SCD1U16V2ZYSOP-2GP
- C393 SCD1U16V2ZYSOP-2GP


The capacitors C382, C383, C416, and C393 are labeled with a green 'DY' symbol.

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift






CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



TV OUT CONN



<Variant Name>

緯創資通 Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CRT/TV Connector






Size A3 Document Number LWG2

Date: Saturday, June 10, 2006 Sheet 14 of 52




Rev SA






ICH7 Pullups



USB







<Variant Name>

緯創資通





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH7-M (4 of 4)		
Size	Document Number	Rev
A3	LWG2	SA
Date: Saturday, June 10, 2006		
Sheet 18 of 52		





WWW.AliSaler.Com





		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SATA HDD / ODD / FINGER PRINT			
Size A3	Document Number	Rev	
	LWG2		
Date:	Saturday, June 10, 2006	Sheet	20 of 52
		SA	




BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONN













USB PORT



<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB and MDC I/F	
Title Size A3	Document Number LWG2
Date: Saturday, June 10, 2006	Sheet 21 of 52



"GIGA" -- stuff when 5789 or 5787M.
 "5789" -- stuff when 5789.
 "5787" -- stuff when 5787.

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.


DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title LAN Connector		
Size A3	Document Number LWG2	Rev SA
Date: Monday, June 12, 2006	Sheet 23 of 52	

Mini Card Connector





Place near MINIC2


1394 Connector




Bottom VIEW




PCMCIA Socket



Power switch






- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.

Configuration:

(3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.


Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec ALC883	
Size A3	Document Number LWG2
Date: Saturday, June 10, 2006	Sheet 28 of 52
Rev SA	


AUDIO OP AMPLIFIER



MIC-In



Line-Out




<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Audio AMP G1421B / Jack
-------	--------------------------------

Size A3	Document Number LWG2	Rev SA
Date: Saturday, June 10, 2006	Sheet 29 of 52	

Pin No.		Pin No.
1	3D3V_AUX_KBC	2
3	H8_RESET#	4
5	KBC_AC_IN#	6
7	LID_CLOSE#	8
9	PM_SLP_S3#	10





**Place near KBC
(Near H11,Top side).**

PN702/F GP

WWW.AliSaler.Com

Internal KeyBoard Connector


COVER SWITCH






Keyboard matrix (from vendor)

	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0



PSW_CLR#	Low Active
NC	1 - 5 ON
KBC_MATRIX1	2 - 6 ON
KBC_MATRIX2	3 - 7 ON
	4 - 8 ON




LAUNCH BD CONN



TOUCH PAD



Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC,-1/-1m,0,1,0
-2: 0,1,1




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **KEYBOARD/TOUCHPAD**


Size A3 Document Number **LWG2** Rev **SA**

Date: Monday, June 12, 2006 Sheet 31 of 52



SOIC 200 Socket P/N:
Wieson: 62.10076.001
SPI ROM:
SST25LF080A: 72.25080.E01
SST25VF080B : 72.25080.G01
ST M25P80: 72.25P80.001

GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46

TOP VIEW

A15 (B1)
 A14 (B2)
 ...
 A2 (B14)
 A1 (B15)





(BOTTOM VIEW)

<Variant Name>



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		BIOS : SPI	
Size	Document Number	Rev	SA
A3	LWG2		
Date: Saturday, June 10, 2006	Sheet 32 of 52		


Aux Power




Run Power




CPU_CORE
Intersil ISL6262




TPS51124
1D8V/1D05V




Charger Max8725



TPS51120
5V/3D3V




Adapter






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number	LWG2		Rev
A3				SA
Date: Saturday, June 10, 2006			Sheet 34 of 52	





Size A3	Document Number LWG2	Rev SA
Date: Saturday, June 10, 2006		Sheet 38 of 52

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2

AC_IN Threshold 2.089V Max.
AC_IN > 2.089V --> AC DETECT

SET Vout MAX VCELL= 4.1998V/CELL
VBAT=CELL*VCELL==>VCELL=VBAT/CELL
=VREF+(VCTL-1.8) /9.52 =4.1998V

When V(ICTL)<0.8V or DCIN<7V
-->Charge Disable

V(MODE) >=2.8V = 4 Cell
V(MODE) = 1.8V = 3 Cell

ISOURCE_MAX = (0.075/R465)*(VCLS/VREF)
=4.1A
So, Constant Power=19V*4.1A=77.9W

Pre-CHG_I = 305mA
BATA_CHG_I = (0.075/R477)*(VICTL/3.6)
=3.0A
BATB_CHG_I = (0.075/R477)*(VICTL/3.6)
=2.46A





Current limit setting:
85W(85W/20V=4.25A)

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CHARGER MAX8725	
Size	Document Number			Rev
A3	LWG2			SA
Date: Saturday, June 10, 2006		Sheet	39	of 52

WWW.AliSaler.Com



DCIN1

DC-JACK93-U
22.10261.011

AD+ JK

EC56 GP

EC51 GP

EC55 GP

D3
PSSM24PT-GP

Q32
R2

Q5
PDTA144EU-1GPU
CHT2222APT-GP

R469
330KR2F-L-GP

R470
100KR2F-L-1-GP

U62
AO4433-GP

AD+

AD_OFF >>> connect to KBC


IN IN POWER CONNECTOR

PCIE TEST PADS
PCIE TEST POINTS MUST BE WITHIN 250 MILS
OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
SIGNALS THE SAME DISTANCE

7 PEG_RXP[15..0] <<< PEG_RXP[15..0]
7 PEG_RXN[15..0] <<< PEG_RXN[15..0]
7 PEG_TXP[15..0] >>> PEG_TXP[15..0]
7 PEG_TXN[15..0] >>> PEG_TXN[15..0]

PCIE SIGNALS CONNECT TO ROOT COMPLEX

REFER TO PCI EXPRESS DESIGN GUIDE
FOR RECOMMENDED AC COUPLING CAPS
PLACEMENT ALONG THE TX INTERCONNECT



M54P: 71.0M54P.A0U
M56P: 71.0M56P.B0U


VGA THERMAL SENSOR




Place near GPU

IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR
TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC

WWW.AliSaler.Com







MEM_ID0	MEM_ID2	MEM_ID1	MEM_ID3	MEM	SIZE	VENDOR	CHIPS
1	0	1	0	64M	16M*16	Infineon	x2
1	1	1	0	64M	16M*16	Hynix	x2
0	1	1	0	128M	16M*16	Samsung	x4
0	0	1	0	256M	32M*16	Infineon	x4
0	1	0	0	128M	16M*16	Infineon	x4
1	1	0	0	256M	32M*16	Hynix	x4
1	0	0	0	128M	16M*16	Hynix	x4
0	0	0	0	256M	32M*16	Hynix	x4



When no ROM is attached, GPIO[9] is set to 0.
GPIO[13:12] is used to select the frame buffer aperture size.
GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00
GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01
GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10
GPIO[13:12] = 11: reserved, same as ROM strap 11

<Variant Name>

Title		
Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.		
Size	Document Number	Rev
A3	LWG2	SA
Date: Saturday, June 10, 2006	Sheet 42 of 52	





The schematic shows three identical voltage divider stages connected to 1D8V_S0 pins. Each stage consists of a resistor R581, R590, or R589 in series with a capacitor C666 (SCD 100V2K-4GP) connected to ground. The output of each divider is connected to a pin labeled MVREFD1, MVREFS1, or SC Modif. A red circle highlights the RVN15 SRN4K7J-8-GR component, which is part of the SC Modif stage. To the right, a table lists various pins and their functions:



PIN	FUNCT.
DOB_58	
DOB_59	
DOB_60	
DOB_61	
DOB_62	
DOB_63	
MVB58	R7
MVB59	T7
MVB60	V7
MVB61	W7
MVB62	W8
MVB63	W9
MVREFD1	B3
MVREFS1	C3
AA3	×
AA5	
AA2	
AA7	
DRAM_F	
TEST_M	
TEST_Y	
MEMTE	

**PLACE MVREF DIVIDER
AND CAPS CLOSE TO A**



Title			
ATI M5X-P MEM 3/4			
Size A3	Document Number		Rev SA
	LWG2		
Date:	Saturday, June 10, 2006	Sheet 44 of	52





RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
 For the value, it can be read by the number before R. (R means resistor)
 For the tolerance, it can be read from the last letter.
 For the rating, we don't show on the symbol name.
 For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE_VDDR_12, PCIE_FVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.


CAPACITOR

Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating (X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3)	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2PD116V57V12F	12uF	M/X5R	16V	0805

The naming rule is
 Capacitor type + value + rating + size + tolerance + material
 SCD1U10V2MX-1
 SC=> SMT Ceramic, TC=> POS cap or SP cap
 D1U => 0.1uF
 10V => the voltage rating is 10V
 2=> 0402, 3=>0603, 5=>0805
 M=>tolerance J, K, M, Z
 X=> X7R/X5R, Y=> Y5V
 -1 => symbol version, nonsense to EE characteristic


<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ATI M5X-P POWER SEQUENCE	
Size A3	Document Number LWG2
Date: Saturday, June 10, 2006	Sheet 46 of 52
Rev SA	



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

WWW.AliSaler.Com



WWW.AliSaler.Com



POWERPLAY:

high (3.3V) = set lower core voltage (e.g. VDDC = 0.95V)

low (0V) = set higher core voltage (e.g. VDDC = 1.2V)

High :R35 + R32 set Vout to 0.949875V.

Low : R33 set Vout to 1.19925V.

R32 = 10KR2, R33 = 665R3F

M54/M56 : 1.1 / 0.95 V

High :R35 + R32 set Vout to

Low : R11 set Vout to 1.0989

R32 = 5K9R2, R11 = 442R2.

M52 : 0.95V, but don't card it.(1.0V)

don't mount Q9

R35 + R31 set Vout to 0.9994V.

<Variant Name>

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA CORE 1D1V

Size



Document Number	
-----------------	--

LWG2


SA

Date: Saturday, June 10, 2006




Sheet 49 of 52



EMI CAP



BOTTOM SIDE:



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		SPRING & BOSS	
Size	Document Number	Rev	SA
A3	LWG2		
Date: Monday, June 12, 2006	Sheet 50 of 52		



SA change to SB version change notes

- 1. Page 16 _ C773,C807,C811 for OC# cap -->Dimmy
- 3. Page 18 _ modify Q36/Q37 mirror
- 4. Page 50 _ Adds EMI Spring SW2,SW3, SW4 & K5 -- >34.49U26.001
- 5. Page 16 _ Adds R47 for MDC detect function -- > MDC_KILL# to SB GPIO24
- 6. Page 21 _ Adds R850,R844 for USB pull low
- 7. Page 21 _ Adds R25,R26,R38 for USB control to SB GPIO 25/26/27 pin (if use KBC GPIO then Dimmy)
- 8. Page 21 _ Adds R39,R40,R46 for USB control to KBC GPIO P-25/26/27 pin (if use SB GPIO then Dimmy)
- 9. Page 21 _ Add D44 for MDC_KILL#
- 10. Page 50 _ Adds EMI 5 pcs 0.1uF cap
- 11. Page 19 _ Adds TP118,TP119 tesr pad for test
- 12. Page 19 _ mirror L12,L13
- 13. Page 50 _ K4 Dimmy -- > BOM change
- 14. Page 14 _ L17,L18,L19 change to 47 Ohm -- >68.00084.271
- 15. Page 23 _ EC2 change to 78.1022N.24L
- 16. Page 15 _ adds R553 for ACZ_RST# signal to MDC & ALC883
one signal ACZ_RST_ALC# to audio to page 28
one signal ACZ_RST_MDC# to modem detect page 21
- 17. Page 21 _ adds R69 for D44 pull-hi-->63.10334.1DL
- 18. Page 35/37/38/40/49_Power Open Gap change to Power Close Gap
- 19. Page 31_ Wireless-BT & NOVO-BT pin change
- 20. Page 50_ K5 Dimmy

Title				
<Title>				
Size	Document Number			Rev
B	<Doc>			<Rev>
Date:	Monday, June 12, 2006		Sheet 52 of 52	