

# Cathedral Peak Block Diagram

Project code: 91.4J501.001  
PCB P/N : 48.4J501.001  
REVISION : 07261 - SB

CLK GEN.  
ICS 9LPRS365BKLFT (71.09365.A03)  
RTM 875N-606-LFT (71.00875.003)

Mobile CPU  
Penryn 479  
4, 5

THERMAL EMC2102  
21

DDR2 DIMM1  
667/800 MHz  
12

DDR2 DIMM2  
667/800 MHz  
13

INT.MIC  
29

Line In

MIC In

OP AMP  
29

INT.SPKR

Line Out  
(NO SPDIF)

RJ11

Codec  
ALC268  
28

OP AMP  
APA2057  
29

MODEM  
MDC Card  
23

Cantiga  
AGTL+ CPU I/F  
DDR Memory I/F  
INTEGRATED GRAHPICS  
LVDS, CRT I/F  
6,7,8,9,10,11

ICH9M  
6 PCIe ports  
PCI/PCI BRIDGE  
ACPI 2.0  
4 SATA  
12 USB 2.0/1.1 ports  
ETHERNET (10/100/1000MbE)  
High Definition Audio  
LPC I/F  
Serial Peripheral I/F  
Matrix Storage Technology(DO)  
Active Managemnet Technology(DO)  
17,18,19,20

Blue Tooth  
(USB)  
23

Camera  
(USB)  
14

Touch  
Pad  
30

INT.  
KB  
30

CardReader  
Realtek  
RTS5158E  
27

MS/MS Pro/xD  
/MMC/SD  
5 in 1  
27

HDD SATA  
22

ODD SATA  
22

USB  
2 Port  
23

CardReader  
Realtek  
RTS5158E  
27

MS/MS Pro/xD  
/MMC/SD  
5 in 1  
27

Daughter Board  
LED Board  
07950  
16

Daughter Board  
USB Board  
2 Port + e-Key  
07951  
23

CRT  
15

LCD  
14

PCB STACKUP

TOP

VCC

S

S

GND

BOTTOM

SYSTEM DC/DC TPS51125 43	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
RT9026 44	
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A 44	
1D8V_S3	1D5V_S0
CFXCORE DC/DC ISL6263 35,36	
INPUTS	OUTPUTS
DCBATOUT	VGFXCORE 0.7~1.25V
CPU DC/DC ISL6266A 42	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0.35~1.5V
CHARGER BQ24750 47	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM

Size A3 Document Number Cathedral Peak Rev SB

Date: Tuesday, February 12, 2008 Sheet 1 of 42

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


PCIE Routing

LANE1	LAN MARVELL 88E8071
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NewCard
LANE6	NC

USB Table

USB	
Pair	Device
0	USB1
1	USB4
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	WEBCAM
9	NEW1
10	Card Reader
11	NC

SMBus



WWW.AliSaler.Com

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number
Cathedral Peak	
Date: Monday, March 10, 2008	Rev SB
Sheet 2	of 42



PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1= CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1= CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1= CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1= CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1= CR#_H controls SRC10

 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Clock Generator</b>			
Size	Document Number	<b>Cathedral Peak</b>	
Date:	Monday, March 10, 2008	Sheet 3 of	42

6 H\_A#(35..3) <<>> H\_A#(35..3)

6 H\_ADSTB#0 <<>> H\_REQ#(4..0)

Side Band  
Non GTL

6 H\_ADSTB#1 <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

17 H\_A#(35..3) <<>> H\_A#(35..3)

WWW.AliSaler.Com

U33A 1 OF 4

ADDR GROUP 0

CONTROL

ADDR GROUP 1

STATUS & I/O

ICL

RESERVED


KEY\_NC

BGA479-SKT6-GPU6

62.10079.001

2nd: 62.10053.401

1005V\_S0



All place within 2" to CPU

TP57 TPAD30

TP55 TPAD30

TP56 TPAD30

TP57 TPAD30

TP58 TPAD30

TP59 TPAD30

TP60 TPAD30

TP61 TPAD30

TP62 TPAD30

TP63 TPAD30

TP64 TPAD30

TP65 TPAD30

TP66 TPAD30

TP67 TPAD30

TP68 TPAD30

TP69 TPAD30

TP70 TPAD30

TP71 TPAD30

TP72 TPAD30

TP73 TPAD30

TP74 TPAD30

TP75 TPAD30

TP76 TPAD30

TP77 TPAD30

TP78 TPAD30

TP79 TPAD30

TP80 TPAD30

TP81 TPAD30

TP82 TPAD30

TP83 TPAD30

TP84 TPAD30

TP85 TPAD30

TP86 TPAD30

TP87 TPAD30

TP88 TPAD30

TP89 TPAD30

TP90 TPAD30

TP91 TPAD30

TP92 TPAD30

TP93 TPAD30

TP94 TPAD30

TP95 TPAD30

TP96 TPAD30

TP97 TPAD30

TP98 TPAD30

TP99 TPAD30

TP100 TPAD30

TP101 TPAD30

TP102 TPAD30

TP103 TPAD30

TP104 TPAD30

TP105 TPAD30

TP106 TPAD30

TP107 TPAD30

TP108 TPAD30

TP109 TPAD30

TP110 TPAD30

TP111 TPAD30

TP112 TPAD30

TP113 TPAD30

TP114 TPAD30

TP115 TPAD30

TP116 TPAD30

TP117 TPAD30

TP118 TPAD30

TP119 TPAD30

TP120 TPAD30

TP121 TPAD30

TP122 TPAD30

TP123 TPAD30

TP124 TPAD30

TP125 TPAD30

TP126 TPAD30

TP127 TPAD30

TP128 TPAD30

TP129 TPAD30

TP130 TPAD30

TP131 TPAD30

TP132 TPAD30

TP133 TPAD30

TP134 TPAD30

TP135 TPAD30

TP136 TPAD30

TP137 TPAD30

TP138 TPAD30

TP139 TPAD30

TP140 TPAD30

TP141 TPAD30

TP142 TPAD30

TP143 TPAD30

TP144 TPAD30

TP145 TPAD30

TP146 TPAD30

TP147 TPAD30

TP148 TPAD30

TP149 TPAD30

TP150 TPAD30

TP151 TPAD30

TP152 TPAD30

TP153 TPAD30

TP154 TPAD30

TP155 TPAD30

TP156 TPAD30

TP157 TPAD30

TP158 TPAD30

TP159 TPAD30

TP160 TPAD30

TP161 TPAD30

TP162 TPAD30

TP163 TPAD30

TP164 TPAD30

TP165 TPAD30

TP166 TPAD30

TP167 TPAD30

TP168 TPAD30

TP169 TPAD30

TP170 TPAD30

TP171 TPAD30

TP172 TPAD30

TP173 TPAD30

TP174 TPAD30

TP175 TPAD30

TP176 TPAD30

TP177 TPAD30

TP178 TPAD30

TP179 TPAD30

TP180 TPAD30

TP181 TPAD30

TP182 TPAD30

TP183 TPAD30

TP184 TPAD30

TP185 TPAD30

TP186 TPAD30

TP187 TPAD30

TP188 TPAD30

TP189 TPAD30

TP190 TPAD30

TP191 TPAD30

TP192 TPAD30

TP193 TPAD30

TP194 TPAD30

TP195 TPAD30

TP196 TPAD30

TP197 TPAD30

TP198 TPAD30

TP199 TPAD30

TP200 TPAD30

TP201 TPAD30

TP202 TPAD30

TP203 TPAD30

TP204 TPAD30

TP205 TPAD30

TP206 TPAD30

TP207 TPAD30

TP208 TPAD30

TP209 TPAD30

TP210 TPAD30

TP211 TPAD30

TP212 TPAD30

TP213 TPAD30

TP214 TPAD30

TP215 TPAD30

TP216 TPAD30

TP217 TPAD30

TP218 TPAD30

TP219 TPAD30

TP220 TPAD30

TP221 TPAD30

TP222 TPAD30

TP223 TPAD30

TP224 TPAD30

TP225 TPAD30

TP226 TPAD30

TP227 TPAD30

TP228 TPAD30

TP229 TPAD30

TP230 TPAD30

TP231 TPAD30

TP232 TPAD30

TP233 TPAD30

TP234 TPAD30

TP235 TPAD30

TP236 TPAD30

TP237 TPAD30

TP238 TPAD30

TP239 TPAD30

TP240 TPAD30

TP241 TPAD30

TP242 TPAD30

TP243 TPAD30

TP244 TPAD30

TP245 TPAD30

TP246 TPAD30

TP247 TPAD30

TP248 TPAD30

TP249 TPAD30

TP250 TPAD30

TP251 TPAD30

TP252 TPAD30

TP253 TPAD30

TP254 TPAD30

TP255 TPAD30

TP256 TPAD30

TP257 TPAD30

TP258 TPAD30

TP259 TPAD30

TP260 TPAD30

TP261 TPAD30

TP262 TPAD30

TP263 TPAD30

TP264 TPAD30

TP265 TPAD30

TP266 TPAD30

TP267 TPAD30

TP268 TPAD30

TP269 TPAD30

TP270 TPAD30

TP271 TPAD30

TP272 TPAD30

TP273 TPAD30

TP274 TPAD30

TP275 TPAD30

TP276 TPAD30

TP277 TPAD30

TP278 TPAD30

TP279 TPAD30

TP280 TPAD30

TP281 TPAD30

TP282 TPAD30


TP283 TPAD30

TP284 TPAD30

TP285 TPAD30



TP286 TPAD30

TP287 TPAD30






H\_SWING Resistors and  
Capacitors close MCH  
500 mil ( MAX )



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>Cantiga (1 of 6)</b>			
Size	Document Number	Rev	
	<b>Cathedral Peak</b>		<b>SB</b>
Date:	Monday, March 10, 2008	Sheet 6 of 42	
















*Put decap near power(0.9V) and pull-up resistor*





Put decap near power(0.9V) and pull-up resistor

The diagram shows a top-down view of a PCB layout for the 0.9V power plane. It features a grid of decoupling capacitors (C191, C188, C207, C181, C209, C218, C223, C192, C201, C173, C170) and pull-up resistors (R191, R188, R207, R181, R209, R218, R223, R192, R201, R173, R170) connected to the power plane. The components are arranged in a regular grid pattern. The text "Put decap near power(0.9V) and pull-up resistor" is written above the layout. The components are labeled with their respective values: C191, C188, C207, C181, C209, C218, C223, C192, C201, C173, C170, R191, R188, R207, R181, R209, R218, R223, R192, R201, R173, R170. The layout is shown in a top-down view with the power plane in red and the ground plane in green.




Put decap near power(0.9V) and pull-up resistor






# LCD/INVERTER/CCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

## Cover Up Switch



74.00268.A7B


74.00268.C7B

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD CONN			
Size	Document Number	Rev	
		SB	
Date: Monday, March 10, 2008		Sheet 14	of 42

Layout Note:  
Place these resistors  
close to the CRT-out  
connector

Ferrite bead impedance: 10 ohm@100MHz




#### Layout Note:


\* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


#### Hsync & Vsync level shift



### CRT I/F & CONNECTOR




#### DDC\_CLK & DATA level shift









緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT Connector			
Size	Document Number		Rev
Cathedral Peak		SB	
Date: Monday, March 10, 2008	Sheet 15	of 42	




# Power Button



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


POWER /LAUNCH/LED BOARD			
Size	Document Number	Rev	SB
Date: Wednesday, March 12, 2008	Sheet 16	of 42	





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.













## SATA ODD Connector




## SATA Connector



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD & CDROM		
Size	Document Number	Rev
	Cathedral Peak	SB
Date: Tuesday, March 11, 2008	Sheet 22 of 42	


# Co-Layout Common Mode Choke and 0 Ohm



## Co-Layout Common Mode Choke and 0 Ohm



## BLUETOOTH MODULE

1.5A / High Active Voltage 2V



EC21 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request


## MDC 1.5 CONN




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
USB/BLUETOOTH/MDC			SB
Size	Document Number	Date	
		Monday, March 10, 2008	
Cathedral Peak		Sheet	23 of 42






## 5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)




<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>CARDREADER- RTS5158E</b>	
Size	Document Number
Date: Monday, March 10, 2008	Sheet 24 of 42
Rev	SB



## LAN Connector

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except R<sub>J</sub>-45 moat.


Co-Layout Common Mode Choke and 0 Ohm




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LAN CONN			
Size A3	Document Number		Rev
	Cathedral Peak		SH
Date:	Monday, March 10, 2008	Sheet 26 of 42	


## ***NEWCARD Connector***




Place them Near to Chip




Place them Near to Connector




### *Mini Card Connector(WLAN)*



Place near MINIC1






緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title				<b>Azalia codec ALC268</b>				
Size	A3	Document Number			<b>Cathedral Peak</b>		Rev	SB
Date: Monday, March 10, 2008				Sheet	28	of	42	




# AUDIO OP AMPLIFIER




## Internal Speaker




## LINE OUT



## MIC IN




## LINE IN




## Analog Int. Mic

remove to LED Board




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO AMP AND JACK			Rev
Size	Document Number	Cathedral Peak	SB
Date: Monday, March 10, 2008	Sheet 29	of 42	



2nd: 20.K0251.026


### Internal KeyBoard Connector




### Internal KeyBoard CONN




### EMI Bypass cap.




### TOUCH PAD






# TOP VIEW





# (BOTTOM VIEW)



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			BIOS/GOLDEN FINGER	
Size	Document Number	Cathedral Peak		Rev
Date:	Monday, March 10, 2008	Sheet	31	of 42
			SB	













1D5V\_S0  
I<sub>omax</sub>=2.5A




I<sub>omax</sub>=1A  
OCP>2A




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			1D5V & 0D9V
Size	Document Number	Rev	
A3		SB	
Date	Tuesday, March 11, 2008	Sheet	36 of 42







$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in}))$   
 I/P cap: 10U 25V K1206 X5R/ 78.10622.52L




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


$V_{out} = 0.758V * (R1 + R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --> Skip Mode








## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AD/BATT CONN**

Size

Document Number

Rev




**Cathedral Peak**

SB

Date: Tuesday, March 11, 2008

Sheet 40 of 42





### Check test point

- 3D3V\_S0 TP179 TPAD30
- 3D3V\_AUX\_S5 TP180 TPAD30
- 3D3V\_S5 TP181 TPAD30
- 5V\_S5 TP182 TPAD30
- 18,30 PM\_PWRBTN# <<< TP183 TPAD30
- 4,17,32 H\_PWRGD <<< TP184 TPAD30
- 30,32,35 S5\_ENABLE <<< TP185 TPAD30
- 4,6 H\_CPUURST# <<< TP186 TPAD30

Test Point放在Dimm Door打開可量測處

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
EMI/Spring/Boss		
Size	Document Number	Rev
	Cathedral Peak	SB
Date	Tuesday, March 11, 2008	Sheet 41 of 42

SA to SB  
1.No Power.  
change KBC to BO (71.03310.A0G)  
2.XD Card function fail  
Cut CARD1 pin27. connect to R400 pin2  
3.leakage  
GFX power VDD connect to S0  
4.Gain=8db.1.83W R137=16K.R138=30K  
5.Int\_MIC voice to small  
add VREF C577=4.7U  
6.Realtek Audio report  
change R327=68 ohm.R333=68 ohm.merge to RN68  
7.SIV reset  
R140=300,R55=100.C44=100p,R398=0,R369=100.C502=100p,R85=300,R162=100.C210=100p,R392=0,  
8.SIV Azalia  
DY C542  
BITCLK rise and fall time fail RN10 change to R453=22ohm(MDC).R452=0ohm(codec)  
9.add MINICard power option for customer ask  
R454.R455  
10.interfere HDD  
C390.C401.C419. change 0603 4.7U  
11.power team  
R38=12K.R47=2.74K .R361=110K.R221=100K.R237=10.7K .R424=20K.R420=17.8K .R227=10.5K  
R48=10K.R29=2.2 .R37=2.2 .R401=3.3 .C49=0.1u.add R456.add C580.D8=83.R0203.08F .  
TC11 change to 77.C2271.00L  
TC9 change to 77.E9071.001 (power ripple)  
add R458=1K.R459=1k.R460  
12.Oscillation  
C30=15p.C23=15P.C537=27p.C538=22p  
13.audio S3.S4 resume bobo sound  
R143 DY. R187 0ohm pad  
14.AC mode have hight frequency noise  
R390 DY.R389 0ohm pad  
15.ESD issue  
BAT\_IN# series 33 ohm  
RN42 change to 8p4r  
add R457.D27.D28.D29.U55.U56.C578.R457.  
16.noise  
DY C523.TC25 change to 77.C1561.01L  
20.LED brightness  
R2.R1.R4.R5.R451.R450.R449.R448=56

EMI  
1.EC23 ~~EC48.EC134.EC135.EC167.EC121.EC122.EC123.  
2.EC89.EC12.EC8.EC119.EC156.EC173.  
3.EC174~~~EC179.  
4.GND13.GND14.

Merge  
1.R313.R314.R315.R319.R320.R149. change to RN59  
2.RN6.RN46. change to RN6  
3.R341.R343.R344 change to RN46  
4.R385 change to 100K merge R382 to RN56  
5.RN53.RN56. change to RN53  
6.Q20.Q21 change to Q21. Q21.Q23 change to Q21.  
7.R367.R368 change to RN60  
8.Q16.Q17 change to Q16  
9.R262.R264.R268.R277 change to RN61  
10.R205.R204.R206 change to RN62  
11.RN33.R215 change to RN33  
12.R209.R210.R348 change to RN63  
13.R280=10K.merge R269 to RN64  
14.R109.R112.R111.R290 change to RN65  
15.R325.R323 change to RN66  
16.R304.R307 change to RN67  
17.U14 change to 73.01G08.L04 .add C579  
18.R51.R399 vchange to RN69.

0 Ohm change to PAD  
R427.R403.R415.R413.R411.R408.R404.R146.R197.R157.R153.R353.R352.R358.R357.R310.R196.R346.R342.R351.  
R191.R203.L14.R212.R350.R179.R217.R6.R7.R242.R294.R278.R279.R292.R293.R232.R233.R410.R393.  
R416.R250.R251.R248.R249.R246.R247.R244.R245.R129.R127.R376.ER2.R383.R28.R16.R19.R20.R21.  
R22.R23.R24.R25.R57.R58.R365.R164.

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change List			
Size	Document Number		Rev
	Cathedral Peak		SB
Date:	Wednesday, March 12, 2008		Sheet 42 of 42