

Discrete/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LZ57

Rev

-1

Date:

Tuesday, March 29, 2011

Sheet

1

of

100

A PCH Strapping	B Huron River Schematic Checklist Rev.0 7	C Processor Strapping	D Huron River Schematic Checklist Rev.0 7	E
--------------------	--	--------------------------	--	---

Name	Schematics Notes	Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
SPKR	Reboot option at power-up. Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ	CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
INIT3_3V#	Weak internal pull-up resistor. Weak internal pull-up. Leave as "No Connect".	CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connected to the EMBEDDED display Port	0
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.	CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.	CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESET# de assertion 0: PEG Wait for BIOS for training	
NV_ALE	Enable Danbury: Connect to +MVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)				
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.				
HAD_DOCK_EN# [GPIO33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measures defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for PD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.				
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.				
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.				
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.				
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.				
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.				

POWER PLANE		VOLTAGE	Voltage Rails	DESCRIPTION
			ACTIVE IN	
SV_S0	SV	1.5V		
3DV3_S0	3.3V	1.8V		
10DV_S0	1.0V	0.9V - 0.85V		
10DV_VTT	1.05V	0.75V		
10DV_S0	0.9V - 0.85V	0.25V to 1.5V	S0	
007SV_S0	0.75V	0.4 to 1.25V		
VCC_CORE	0.25V to 1.5V	1.8V		CPU Core Rail
VCC_SFACORE	0.4 to 1.25V	1.3V		Graphics Core Rail
10DV_VGA_S0	1.0V	1V		
3DV3_VGA_S0	3.3V			
1V_VGA_S0	1V			
SV_DBG#_S3	SV	1.5V	S3	
DDR_VREF#_S3	0.75V			
BP#	6V-14.1V			
DCRSTOUT	6V-14.1V			AC Brick Mode only
SV_S5	SV	All 8 states		
SV_AUX_S5	SV			
3DV3_S5	3.3V			
3DV3_AUX_S5	3.3V			
3DV3_IAN_S5	3.3V	WOL_EN		Legacy WOL
3DV3_AUX_FRC	3.3V	DSM, Sx		OS for supporting Deep Sleep states
3DV3_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and v34L16 Sx

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card


SATA Table


SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA


Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card



SMBus ADDRESSES

I7 C / SMBus Addresses		HURON RIVER GRB		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCR eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCB SMBus SD-DIMM0 (SPD) SD-DIMM0 (SPD) Digital Pot G-Sensor NINT				PCB_SMBDATA/PCB_SMCB PCB_SMBDATA/PCB_SMCB PCB_SMBDATA/PCB_SMCB PCB_SMBDATA/PCB_SMCB PCB_SMBDATA/PCB_SMCB PCB_SMBDATA/PCB_SMCB

		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number	Rev	
LT57		-1	
Date:	Tuesday, March 29, 2011	Sheet 3 of	102








WWW.AliSaler.Com



SSID = CPU

VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge




Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.
+V_SM_VREF_CNT should have 10 mil trace width

+V_SM_VREF_CNT 37

Routing Guideline:
Power from DDR VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.



S-HR_20100609 V1.0

VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF


VCCSA Output Decoupling Recommendation:
1 x 330 uF
2 x 10 uF at Bottom Socket Cavity
1 x 10 uF at Bottom Socket Edge

Notice: pull-high 100k or 10k

20100721 standard schematic update


BOM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	CPU (VCC GFXCORE)
Size	Document Number
A3	LZ57
Date:	Thursday, March 26, 2011
Sheet	9 of 102
Rev	-1



BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.			
File			
Size		Document Number	
A3		CPU (VSS)	
Date:		Tuesday, March 29, 2011	
Sheet		10 of 102	
Rev		-1	



A3	LZ57	-1
Date: Tuesday, March 29, 2011	Sheet 11 of	102

(Blanking)

BOM


緯創資通		Wistron Corporation	
		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 12 of	102

(Blanking)


BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Reserved			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011		Sheet 13 of	102

SSID = MEMORY



SSID = MEMORY






(Blanking)

BOM


















<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
A4	LZ57	-1
Date:	Tuesday, March 29, 2011	Sheet 16 of 102

SSID = PCH

20100725 Annie modify






BOOT BIOS Strap	
QNT1#/GPIO1	SATA1G/GPIO19
0	0
0	1
1	0
1	1





SSID = PCH





Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




PM_PWR_GOOD after PM_SLP_S3# delay 200 ms




System Power Management



Deep S4/S5 Supported




Deep S4/S5 Not Supported



For platforms not supporting Deep S4/S5
1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARN# used as SUSPWRDNACK/GPIO30


DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: PCH (DM I/FD/PM)
Size: A3 Document Number: LZ57 Rev: -1
Date: Tuesday, March 29, 2011 Sheet: 19 of 100

WWW.AliSaler.Com





SSID = PCH

Notes:
For PCH debug with XDP, need to NO STUFF R2218


	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY





GPI027 has a weak[20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.



20100720 SW























20100725




PLL ON DIE VR ENABLE


NOTE: This signal has a weak internal pull-up
20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

PLL_OVRVLTG DY 1 R2212 Do Not Stuff







SSID = PCH



SSID = PCH




BOB


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	
PCH (VSS)	
Size A3	Document Number
LZ57	
Date: Tuesday, March 29, 2011	Sheet 25 of 102
Rev -1	

(Blanking)

BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 26 of 102	






blanking

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>reserved</div>	
Size <div>A4</div>	Document Number <div>LZ57</div>
Date <div>Tuesday, March 29, 2011</div>	Rev <div>-1</div>
Sheet 30 of 102	



BOM			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN RTL8111E			
Size A3	Document Number	LA57	Rev -1
Date:	Tuesday, March 25, 2011	Sheet 31	of 102

(Blanking)


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size A4	Document Number <div>LZ57</div>
Date: Tuesday, March 29, 2011	Rev <div>-1</div>
Sheet 33 of 102	


(Blanking)

BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 34 of 102	




Power Sequence




SSID = Reset.Suspend


Run Power





SB 0923'10





Wistron Corporation	
Wistron Corporation	
Power Plane Enable	
Document Number	LZ57
Version	1.0
Page	1




5 S3 Power Reduction X01 20091111



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ + 0.55t 200ns and the edge must be monotonic



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File	ADAPTER	
Size	Document Number	Rev
A3	LZ57	-1
Date:	Tuesday, March 24, 2011	Sheet 37 of 102



ROM	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
Title DCIN JACK	
Size	Document Number LZ57
Date: Tuesday, March 29, 2011	Rev -1
Sheet 38 of 100	

5 4 3 2 1

D

C

B


A

D

C

B

A





- AFTP3901 1 BAT_INV 1
- AFTP3902 1 BATA_SDA 1
- AFTP3903 1 BATA_SCL 1
- AFTP3904 1 BT+


BOM	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipen Hsien 321, Taiwan, R.O.C.	
File	BATT_CONN
Size	Document Number LZ57
Date: Tuesday, March 29, 2011	Sheet 99 of 102




SSID = PWR.Plane.Regulator_5v3p3v









BCM		緯創資通 Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		DC/DC CPU CORE3_NCP6131	
Size		Document Number	Rev
		LZ57	.1
Date: Tuesday, March 29, 2011		Sheet 44	of 102





RT9025 for 1D8V_S0

RT8015B for 1D8V_S0





BCM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 321, Taiwan, R.O.C.



File	1D8V_RT9025		
Size	Document Number	LZ57	Rev -1
Date	Tuesday, March 28, 2011		
Sheet	27	of	102

RT8208A for VCCSA



LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER




SSID = VIDEO



BOM		 Wistron Corporation 21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LCD Connector	
Size K3	Document Number	Rev -1	
Date: Tuesday, March 29, 2011		Sheet 49 of	102

HDMI CONNECTOR

Close to HDMI Connector

[illegible][illegible][illegible][illegible]

BOM		 Wistron Corporation 21F, 88, Sec. 1, Heintai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title		HDMI Level Shifter/Connector L757	
Size A3	Document Number		Rev -1
Date:	1/26/2007, March 26, 2011	Sheet 51	of 102

(Blanking)

规格书	Western Corporation
规格书	规格书
规格书	规格书

(Blanking)

BOM

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>S-VIDEO</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LZ57</div>		<div>-1</div>
<div>Date: Tuesday, March 29, 2011</div>		<div>Sheet</div>	<div>53 of 102</div>

(Blanking)


BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 54 of	102

SSID = User.Interface

ITP Connector



H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



BOM


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitleITP		
SizeA4	Document NumberLZ57	Rev-1
Date: Tuesday, March 29, 2011	Sheet 55 of 102	

SATA HDD Connector




ODD Connector




SATA_RX- and SATA_RX+ Trace
Length match within 20 mil
Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD



BOM		緯創資通 Wistron Corporation 21F, B8, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A3	Document Number	LZ57	Rev -1
Date:	Tuesday, March 25, 2011	Sheet 56 of	102




USB_PNS_C	1	AFTP147
USB_PPS_C	1	AFTP148
SATA_TXNS	1	AFTP146
SATA_TXPS	1	AFTP145
SATA_RXNS	1	AFTP152
SATA_RXPS	1	AFTP151
5V_USB0_S3	1	AFTP150

BOM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title E-SATA/LUSB	
Size A3	Document Number LZ57
Date: Tuesday, March 29, 2011	Rev -1
Sheet 57 of 102	

INTERNAL STEREO SPEAKERS



BOM


緯創資通		Wistron Corporation	
		21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title			
MIC/SPEAKER/AUDIO JACK			
Size	Document Number	Rev	
A3	L757	-1	
Date: Tuesday, March 29, 2011		Sheet	58 of 102

Reserved


BOM		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	LZ57	-1
Date:	Tuesday, March 25, 2014	Sheet 59 of 102

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




SSID = RBATT




BOM		緯創資通 Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.		Flash/RTC	
Size A3	Document Number	LZ57	Rev -1
Date: 1/28/2011, MARCH 28, 2011	Sheet 60	of 102	

WWW.AliSaler.Com




SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module



BOM


緯創資通		Wistron Corporation	
		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 63 of 102	

[illegible][illegible][illegible][illegible]




Date: Tuesday, March 29, 2011 Sheet 67 of 102

BOM		 Wistron Corporation 21F, 6th, Sect.1, Hsien Tai Wu Rd., Hsichah, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Key Board/Touch Pad LZ57	
Size K3	Document Number		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 69	of 102



BOM

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A4	Document Number LZ57		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 70 of	102



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number LZ57	Rev -1	
Date: Tuesday, March 29, 2011	Sheet 71	of 102	

(Blanking)

BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 72 of 102	

(Blanking)

BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 73	of 102

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

BOM

<div> <div>緯創資通</div> <div> Wistron Corporation 21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>	
<div> <div>Title</div> <div>CARD Reader CONN</div> </div>	
<div> <div>Size</div> <div>A4</div> </div>	<div> <div>Document Number</div> <div>LZ57</div> </div>
<div> <div>Date:</div> <div>Tuesday, March 29, 2011</div> </div>	<div> <div>Rev</div> <div>-1</div> </div>
<div> <div>Date:</div> <div>Tuesday, March 29, 2011</div> </div>	<div> <div>Sheet</div> <div>74</div> <div>of</div> <div>102</div> </div>

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>New Card</div>	
Size <div>A4</div>	Document Number <div>LZ57</div>
Date <div>Tuesday, March 29, 2011</div>	Rev <div>-1</div>
Sheet 75 of 102	

(Blanking)

BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 76 of 102
2			1

(Blanking)


BOM

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size A4	Document Number <div>LZ57</div>
Date: Tuesday, March 29, 2011	Rev <div>-1</div>
2	Sheet 77 of 102


Layout Comment :

(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



	ADXL322 LIS244AL LIS34AL	No Accel
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	LZ57		-1
Date:	1UG6089, M8/C8 29, 2011	Sheet 79	of 102

(Blanking)

BOM


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title Reserved		
Size A4	Document Number LZ57	Rev -1
Date: Tuesday, March 29, 2011		Sheet 80 of 102

(Blanking)


BOM

緯創資通		Wistron Corporation	
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 81	of 102

RJ45_USB CONN.




Card Reader Board CONN.




BOM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	IO Board Connector
Size A3	Document Number LZ57
Date: Tuesday, March 29, 2011	Sheet 82 of 102
Rev	-1


1




QPS




OPS



X7R, Under GPU.




1.05V +/- 3%
285mA
(See NV DG)





OPS

 緯創資通 21F, 806, 2, Hsiao Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 806, 2, Hsiao Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
File N12P-Q1/Q3 (2/6): DIGITAL OUT			
Size A/C	Document Number LZ57	Rev -1	
Date: Monday, March 26, 2011		Pinned OK	of 10




VGA_COPE





FB CMD mapping Mode D-N12x










DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT A

緯創資通 Wistron Corporation	
2107, 20, Sec. 1, Hsin-Tai Rd, Taichung, Taiwan, R.O.C.	
VRAM CHANNEL-A	
Doc. Number	LZ57
Rev. 1	1








DG requires 4x0.1uF and 8x1.0uF per VRAM chip




VIDEO FRAME BUFFER PORT C

Wistron Corporation	
2/F, No. 1, Hsin-Tai Rd., Tainan, Taiwan, R.O.C.	
VRAM CHANNEL-C	
Document Number	L257
Date	March 29, 2011
Rev	1




VIDEO FRAME BUFFER PORT C


<div> <div>緯創資通</div> <div>Wistron Corporation</div> </div>	
<div> <div>File</div> <div>VRAM CHANNEL-C</div> </div>	
Rev	1.0
Date	2011.03.25
Drawn	01
Check	01
Appr	01




+3VS to 3.3V_DELAY Transfer





+3VS to 1.8V Transfer



1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



(Blanking)

SDM

緯創資通		Wistron Corporation	
237, 28, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan, R.O.C.		237, 28, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan, R.O.C.	
Rev			
Document Number		LVDS Switch	
P		L257	
Date		Issued	
Revised		By	
Checked		By	
Approved		By	
Signature		Signature	
Date		Date	

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CRT Switch	
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet	95 of 100

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


BOM

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TOUCH PANEL			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011	2	Sheet 96 of 102	1


CPU Plate




VGA Std-Off



Structure boss



MiniPCI Std-Off



POWER TESTING POINT--TOP






POWER TESTING POINT--Bottom



Check test point



Test Point放在Dimm Door打開可量測處



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Title: UNUSED PARTS/EMI Capacitors
Size: K3 Document Number: L757
Date: 1/25/2011 Sheet: 97 of 102


(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011	Sheet 98 of		102


(AC mode)


red word: KBC CPIC




(DC mode)

red word: XBC GPIO






PCH SMBus Block Diagram



KBC SMBus Block Diagram



WWW.AliSaler.Com

