

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed

OPS:Optimus

HR:Huron River

CR:Chief River

V: V-Series installed

<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page

Size

A4

Document Number

LA480


Rev

SD

Date: Friday, January 06, 2012

Sheet 1 of 103

Block Diagram (UMA/Optimus co-lay)



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	Mini Card

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3

Document Number LA480

Rev SD

Date: Friday, January 06, 2012

Sheet 3 of 103





SSID = CPU

01.00IVY.000 IVY BRIDGE ORCAD SYMBOL.

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect




SANDY

DMI


Intel(R) FDI

eDP

PCI EXPRESS* - GRAPHICS



PEG Static Lane Reversal



Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		CPU (PCIE/DMI/FDI)	
Size	Document Number	Rev	
A3	LA480	SD	
Date:	Friday, January 06, 2012	Sheet	4 of 103

100pF

1D05V_VTT


R501
62R2J-GP

H_PROCHOT#


C502
SC47P50V2JN-3GP

Intel
recommends
43pf


If PROCHOT# is not used, then it must be terminated with a 68ohm $\pm 5\%$ pull-up resistor to VTT.





ASM R510
ASM R509




Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor power (~15 mW) may be
wasted.




In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils wide trace for routing less than 500 mils, or 20-mils wide trace for routing between 500 mils and 1000 mils. Keep 20-mils spacing to any other signals in order to minimize crosstalk.




SSID = CPU




SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	<p>1: Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0: Enabled; An external Display Port device is connected to the Embedded Display Port</p>




PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

POWER

SANDY

PEG AND DDR

CORE SUPPLY

SVID


SENSE LINES

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO L10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12




VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11

VCCIO J23

0511-CHECK CAP. VCCIO:8.5A



For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU





<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Document Number	Rev	SD	
Custom	LA480			
Date:	Friday, January 06, 2012	Sheet	8	of 103

0511-CHECK CAP



POWER



SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

VDDQ: 5A

VCCA: 6A




VAXG_SENSE 42
VSSAXG_SENSE 42

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width


SM_VREF AL1 << +V_SM_VREF_CNT 37

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.



VCCSA_SENSE 48

VCCSA_SELECT0 48
VCCSA_SELECT1 48





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VCC GFXCORE)		
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 9 of 103

SSID = CPU



D

C

B

A

BLANK

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <div><Title></div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date:	Friday, January 06, 2012	Sheet 11 of 103

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.



D

C

B

A

BLANK


<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title<Title>		
SizeA4	Document NumberLA480	RevSD
Date:Friday, January 06, 2012	Sheet13	of103

WWW.AliSaler.Com







SSID = MEMORY






BLANK

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>DDR3-SODIMM2</div>	
Size <div>A4</div>	Document Number <div>LA480</div>
Date <div>Friday, January 06, 2012</div>	Rev <div>SD</div>
Sheet 16 of 103	



Notes:
1K 0.5% 0402



PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	TWDSB_DATA2
	DDPB_[0]N	TWDSB_DATA2#
	DDPB_[1]P	TWDSB_DATA1
	DDPB_[1]N	TWDSB_DATA1#
	DDPB_[2]P	TWDSB_DATA0
	DDPB_[2]N	TWDSB_DATA0#
	DDPB_[3]P	TWDSB_CLK
	DDPB_[3]N	TWDSB_CLK#
	DDPB_AUXP	NA
	DDPB_AUXN	NA
	DDPB_HPD	HDMI1_HPD
	SDVO_CTRLCLK	HDMI1_CTRLCLK
SDVO_CTRLDATA	HDMI1_CTRLDATA	

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH : LVDS/CRT/DDI

Size

Document Number	
-----------------	--






LA480

Rev	
-----	--










Date: Friday, January 06, 2012

Sheet 17 of 103

SSID = PCH



For PPT USB3.0 feature



GNT1#/GPIO1	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)


Mini Card2 (WWAN)

Utilize Port 9 for USB debug

USB3.0 ext port 1
USB2.0 ext port 4
USB3.0 ext port 2
BLUETOOTH
CARD READER
USB2.0 ext port 3
Fingerprint
Mini Card1 (WLAN)
CAMERA

Pin	Default Port Mapping	Pin	Default Port Mapping
OC18	Port 8, Port 1	OC18	Port 8, Port 9
OC18	Port 2, Port 3	OC18	Port 10, Port 11
OC18	Port 4, Port 5	OC18	Port 12, Port 13
OC18	Port 6, Port 7	OC18	Not Used

OC1340# for Device 29 (Ports 0-7)
OC174# for Device 26 (Ports 8-13)



Gx8 USB Table

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	X
7	X
8	3G
9	USB2.0, ext. port 3
10	Finger Print
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Core Design

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File	Size	Document Number	Rev
PCH: PCI/USB/NVRAM/RSVD	LA480	SD	
Date: Friday, January 08, 2012	Sheet 18	of 103	

For platforms not supporting Deep S4/S5
1.VccDSW3.3 and VccDSW3.3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARR# used as SUSPWRDNACK/GPIO30

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.

Platforms supporting Deep S4/S5:
1.VccDSW3.3 and VccDSW3.3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARR# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5

DSWODVREN

R1917 1 330KR2J-1-GP

R1918 1 330KR2J-1-GP




303V_S0

PM_CLKRUN#

R1919 1 330KR2J-1-GP


This signal is used to control power planes to the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP_A# will have the same timings as SLP_S#.

For platforms supporting Deep S4/S5 state, a low on this signal indicates that PCH is in Deep Sleep state and that EC/platform logic does not need to keep the Suspend Rails ON.
If high means EC must keep SUS rails ON.
If Deep S4/S5 is not supported, then this pin can be left unconnected.



SSID = PCH

If PCIE port 1 is disabled, it will cause all PCIE port disabled




WWW.AliSaler.Com






SSID = PCH

6A





SSID = PCH



<Core Design>				
<div style="display: flex; justify-content: space-between; align-items: center;"> <div style="text-align: center;">  <p>緯創資通</p> </div> <div style="text-align: center;"> <p>Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> </div> </div>				
Title				
PCH : POWER2				
Size A3	Document Number LA480			Rev SD
Date:	Friday, January 06, 2012	Sheet	24 of	103

SSID = PCH



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH : VSS		
Size	Document Number	Rev			SD
A3	LA480				
Date:	Friday, January 06, 2012	Sheet	25	of	103


BLANK

<Core Design>		
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 26 of 103

SSID = Thermal

Thermal sensor



Close to SO-DIMM on top side.




between CPU, VGA and DIMM on bottom side

20110718_Carrey:

For Vendor suggestion, add 10k pull high to 3D3V_S0




pin6, ALERT# OD
pin7, SYS_SHDN# OD



20110718_Carrey:

For Vendor suggestion, add 390pF Cap. as closed to pin B/C and E of Q2803




CPU backside or inside the socket

CPU TEMP:

H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number		Rev
A3	LA480		S
Date:	Friday, January 06, 2012	Sheet 28 of	103

BLANK

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Reserved	
Size	Document Number
A4	LA480
Date:	Rev
Friday, January 06, 2012	SD
Date: Friday, January 06, 2012	
Sheet 30 of 103	

25MHz XTAL









	C3103	C3148
VB480	15pF 78.15034.1FL	12pF
VB580	12pF 78.12034.1FL	12pF

71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P

71.08111.J03, IC PCIE RTL8111E-VL-CGT QFN 48P

8111F can use GPIO to inform system to do LAN PHY power down.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei, Taiwan, R.O.C.

LAN RTL8111F		
Size A2	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 31	of 103

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480		Rev SD
Date:	Friday, January 06, 2012	Sheet 33 of	103

BLANK


<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LA480</div>		<div>SD</div>
<div>Date: Friday, January 06, 2012</div>		<div>Sheet 34 of</div>	<div>103</div>


BLANK

<Core Design>		
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>
Title <div>USB 3.0 Controller</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 35 of 103



Power Sequence








Run Power



1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A





Adaptor in to generate DCBATOUT

Adaptor in to generate DCBATOUT

DCIN14 for 14" VB480 & VB485
DCIN15 for 15" VB580 & VB585

DCIN14
MLX-CON-14-GP
21.D0241.205

ADT_TYPE_R
ADT_TYPE_R1
ADT_TYPE 27

R3801 274R2F-GP
PR3806 0R0402-PAD
PD3802 BAV99-8-GP
O3D3V_AUX_KBC

AD_JK F
F3801 FUSE-7A24V-5-GP
PC3806 SCD1U50V3KX-GP
PR3803 200KR2F-L-GP
PC3801 SCD1U50V3KX-GP
DY
AD_DETECT 27

PC3803 SCD1U50V3KX-GP
PR3804 34K8R2F-1-GP
AD_OFF >>> AD_OFF# 1
PQ3801 PDTC124EU-1-GP
R1 R2
84.00124.H1K
2ND = 84.00124.X1K
PQ3802 PDA124EU-1-GP
84.00124.K1K
2ND = 84.00024.01K
PR3805 100KR2J-1-GP
PR3801 200KR2F-L-GP
PC3802 SCD1U50V3KX-GP
PR3802 100KR2J-1-GP
PU3801 AO4407AL-GP
84.04407.G3P
Id= -10A
Qg= -22nC
Rdson=14~22mohm

AFTP3805
AFTP3804
AFTP3801
AFTP3802
AFTP3803
AFTP3806

AD_JK F
ADT_TYPE R
GND

DCIN14
MLX-CON-14-GP
21.D0241.205

DCIN14 for 14" VB480 & VB485
DCIN15 for 15" VB580 & VB585

DCIN_JACK

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LA480

Rev
SD

103

Adaptor in to generate DCBATOUT

DCIN14 for 14" VB480 & VB485
DCIN15 for 15" VB580 & VB585

ADTP3805
ADTP3804
ADTP3801
ADTP3802
ADTP3803
ADTP3806

AD_JK F
ADT_TYPE R
GND

AD_OFF >>> AD_DETECT 27

AD_OFF >>> AD_OFF# 1

AD+ 2

Id= -10A
Qg= -22nC
Rdson=14~22mohm

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DCIN JACK

LA480

Rev SD

Friday, January 06, 2012

Sheet 38 of 103

Adaptor in to generate DCBATOUT


[illegible]

Adaptor in to generate DCBATOUT

Adaptor in to generate DCBATOUT

Adaptor in to generate DCBATOUT

BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		BATT_CONN	
Size	Document Number	LA480	Rev
Date: Friday, January 06, 2012	Sheet	39	of 103
		SD	

SSID = Charger

A8 (ANNIE/ASTRO)
PR4007,PR4008

AD+ total power	R1	R2
65w	64.12425.6DL	100K
80w	41.2k	100K
90w	60.4k	100K
120w	64.40425.6DL	100K

STOP_CHG#
connects to KBC

Charger Current=1.4~3.6A

<Core Design>





緯創資通 Wistron Corporation
21F, 88, Sec. 1 Hsin Tai Wu Rd, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title	<Title>	Rev	SD
Size	Document Number LA480		
Date	Friday, January 06, 2012	Sheet	40 of 103



WWW.AliSaler.Com

	Main source	2nd source
PU4402	84.07608.037 FDMS7608S-GP	
PU4403	84.07608.037 FDMS7608S-GP	

BOM control



Design current: 22A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title TPS51640_CPU_CORE(3/3)

Size Document Number <Doc> Rev SD

Date: Friday, January 06, 2012 Sheet 44 of 103


WWW.AliSaler.Com



WWW.AliSaler.Com



SSID = PWR.Plane.Regulator_1p8v




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PWM_1D8V_RT8015B		
Size	Document Number	Rev
		SD
Date:	Friday, January 06, 2012	Sheet 47 of 103

TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

<Core Design>

緯創資通

Wistron Corporation

Title

VCCSA_TPS51461

Size

Document Number

<Doc>

Rev

SD

Date:

Friday, January 06, 2012

Sheet

48

of


103

SSID = VIDEO

LVDS connector



LCD / Inverter Connector

CAMERA POWER




SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



LCD POWER



For EMI request
Close to LVDS connector



Panel BL brightness/Power En/BL En




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.


File	Document Number	Rev
	LCD Connector	
Size	LA480	SD
Date	Friday, January 06, 2012	Sheet 48 of 103

CRT connector




CRT DDCDATA & DDCCLK level shift




Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift




CRT RGB



BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title eDP			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 52 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 53 of	103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 54 of	103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number


LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 55 of 103




SATA HDD Connector



ODD Connector


SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.





```
74.02069.079 TI TPS2069DGNR MSOP 8P
74.07534.D79 UPI UP7534PRA8-15 MSOP 8P
74.00547.C79 GMT G547F1P81U MSOP 8P (OBS)
74.07534.A79 UPI UP7534ARA8-15 MSOP8P
```

**When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON**



SUPPORT ZERO SATA ODD



TI	74.02069.079	TPS2069DGNR	High Active
DIODES		AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
<i>HDD/ODD</i>			
Size A3	Document Number		Rev
	LA480		SD
Date:	Friday, January 06, 2012	Sheet 56 of	103

BLANK


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>E-SATA+USB</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 57 of 103

Int. Digital MIC for V series



Int. Mono Analog MIC for B series



INTERNAL STEREO SPEAKERS




Table 58.1 - Bi-direction ESD multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

<Core Design>


緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

File		Audio Jack	
Size	Document Number	Rev	SD
A2	LA480		
Date	Friday, January 06, 2012	Sheet	68 of 104



GIGA Lan Transformer



LAN Connector



Swap for v480



TVS
83.00005.BAE
DIODE ARR SRV05-4.TCT SOT-23-6

83.09904.AAE
DIODE ESD AZC099-04S SOT23-6L



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RJ45 / Transformer			
Size A3	Document Number		Rev
	LA480		SD
Date:	Friday, January 06, 2012	Sheet 59 of	103


SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH



4MB			
SO8	Marconix	MX25L3206EM2I-12G	72.25320.C01
	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
SO8	Marconix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
WSO8	Marconix	MX25L12836EZNI-10G	72.25128.X01
	Marconix	MX25L12835EZNI-10G	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.I01
WSO8	Numonyx	N25Q128A13EF840	72.25128.B03

SSID = RBATT




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash/RTC
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	60 of 103

USB Board CONN.




USB3.0 Port1

USB3.0 Port2


USB3.0 Port3

USB3.0 Port4




WWW.AliSaler.Com

BT Module pin definition is same as LA470



SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Bluetooth

LA480

Sheet 63 of 103


SD

[illegible]


 <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>	
Title <div> Finger Printer Connector </div>	
Size A4	Document Number <div> LA480 </div>
Date: Friday, January 06, 2012	Sheet 64 of 103
Rev SD	

SSID = Wireless



Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



Reserve for AOAC



G6506~G6511
placement close close WLAN1
in bottom side

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINICARD(WLAN)/TP CONN
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	65 of 103

SSID = Wireless

mSATA for V Series Only

Mini Card Connector(Full Card)



<Core Design>







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			WWAN Connector
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	66 of 103

BLANK

<Core Design>		
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 67 of 103

SSID = User.Interface




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
LED Bard/Power Button				
Size	Document Number			Rev
A3	LA480			SD
Date:	Friday, January 06, 2012	Sheet	68	of 103

SSID = KBC

Internal Keyboard Connector




KB14 for 14" VB480 & VB485
KB15 for 15" VB580 & VB585


* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad



Normal Pad for B Series 5V
ClickPad for V Series 3.3V



	Models			
Synaptics P/N	B480	V480	B580	V580
TM-01146-006	✓			
TM-0202-001		✓		
TM-02060-001			✓	
TM-02045-001				✓
VDD	5V	3.3V	5V	3.3V
Fin 1	VDD	VDD	VDD	VDD
Fin 2	CLK	CLK	CLK	CLK
Fin 3	DAT	DAT	DAT	DAT
Fin 4	Left button	GND	GND	GND
Fin 5	Right button	NC	Left button	NC
Fin 6	GND	NC	Right button	NC

<Core Design>

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

TOUCH PAD CONNECTOR			
Size A2	Document Number	Rev	SD
Date: Friday, January 08, 2012	LA480	Sheet 09	of 103

5

4

3

2

1

D

D

C

C

B


B

A

A

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Hall Sensor</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 70 of 103



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
Dubug connector				
Size A4	Document Number			Rev
	LA480			SD
Date:	Friday, January 06, 2012		Sheet 71 of	103

BLANK

<Core Design>		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 72 of 103

BLANK

<Core Design>		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012		Sheet 73 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

Size
A4

Document Number
LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 75 of 103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 76 of	103

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 77 of 103

BLANK

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LA480</div>		<div>SD</div>
<div>Date: Friday, January 06, 2012</div>		<div>Sheet 78 of 103</div>	

G-Sensor V Series Only



Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 79 of 103

RFID





Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RF ID	
Size A4	Document Number LA480
Date: Friday, January 06, 2012	Rev SD
Sheet 80 of 103	

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number




LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 81 of 103

R8201 and R8203 Dual layout with TR8201



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title: **IO Board Connector**

Size: A3 Document Number: **LA480** Rev: **SD**


Date: Friday, January 06, 2012 Sheet: 82 of 103

LVDS Interface

SPEC. (DG-05587-001_v03_p.160)
Pull down IFPxy IOVDD with 10kΩ resistor.
Pull down IFPxy PLLVDD with 10kΩ resistor.
The other IO pins can be NC, this includes unused data lines.



HDMI Interface



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

Title N13P_GPU (2/5): DIGITALOUT

Size A2 Document Number LA48 Rev SD

Date: Friday, January 05, 2012 Sheet 84 of 103

4



NVVDD Decoupling Requirement
(DG-05587-001_v03_p.56_Table 7)


Capacitor Type	Footprint	Population	Location
4.7uF	X6S 0603	15	Under GPU
0.1uF	X7R 0402	8	Under GPU
47uF	X5R 0805	1	Near GPU
22uF	X5R 0805	1	Near GPU
4.7uF	X5R 0805	5	Near GPU

X7R (+/-15%、-55~125℃)
X6S (+/-22%、-55~105℃)
X5R (+/-15%、-55~85℃)

VDD33 Decoupling (DG-05587-001_v03_p.57_Table 8)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R 0402	3	Under GPU
1uF	X5R 0402	2	Near GPU
4.7uF	X5R 0603	1	Near GPU



X7R (+/-15%、-55~125℃)
X5R (+/-15%、-55~85℃)



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Heilun Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File N13P GPU (5/5): PWR/GND	
Size A3	Document Number LA48
Date: Friday, January 06, 2012	Sheet 87 of 103
Rev SD	

VIDEO FRAME BUFFER PORT A



FB CMD mapping
Mode D-N13x

FB CMD mapping

Mode D-N13x

```

128 X 16
72.52G63.A0U
72.42164.D0U IC VRAM K4W2G1646C-HC11 FBGA96

64 X 16
72.51G63.H0U IC VRAM H5TQ1G63DFR-11C FBGA 96BALLS
72.41646.Q0U IC VRAM K4W1G1646G-BC11 FBGA 96BALLS

```

128Mx16:

hynix - H5TQ2G63BFR-11C
Samsung - K4W2G1646C-HC11



64Mx16:

Hynix - H5TQ1G63DFR-11C
Samsung - K4W1G1646G-BC11

Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout
(DG-05587-001_v03_p.87_Table 23)

Capacitor Type		Footprint	Population	Location
0.1uF	X7R	0402	4	Close to VRAM
1uF	X7R	0603	8	Close to VRAM

X7R (+/-15%、-55~125℃)
*Per clamshell pair



Close to VRAM(For VRAM1 & VRAM2)



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CHANNEL-A_VRAM1,2 (1/4)
-------	--------------------------------

Size A3	Document Number LA48	Rev SD
Date: Friday, January 06, 2012	Sheet 88 of 103	



VIDEO FRAME BUFFER PORT A



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout
(DG-05587-001_v03_p.87_Table 23)

Capacitor Type		Footprint	Population	Location
0.1uF	X7R	0402	4	Close to VRAM
1uF	X7R	0603	8	Close to VRAM

X7R (+/-15%、-55~125℃)
*Per clamshell pair



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CHANNEL-A_VRAM3,4 (2/4)
-------	--------------------------------


Size A3	Document Number LA48
------------	--------------------------------

Rev	SD
-----	----


Date: Friday, January 06, 2012

Sheet 89 of 103

VIDEO FRAME BUFFER PORT C




FB CMD mapping Mode D-N13x




Combined Memory FBVDD/Q Decoupling DDR3×16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM

X7R (+/-15%、-55-125℃)
*Per clamshell pair



Close to VRAM(For VRAM5 & VRAM6)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **CHANNEL-C_VRAM5,6 (3/4)**

Size A3 Document Number **LA48** Rev SD
Date: Friday, January 06, 2012 Sheet 90 of 103

VIDEO FRAME BUFFER PORT C





FB CMD mapping Mode D-N13x



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%、-55-125°C)
*Per clamshell pair




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title CHANNEL-C_VRAM7,8 (4/4)

Size A3 Document Number LA48 Rev SD
Date: Friday, January 06, 2012 Sheet 91 of 103


SSID = PWR.Plane.Regulator_GFX




+3VS to 3.3V_DELAY Transfer



1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DISCRETE VGA POWER

Size A3 Document Number LA480 Rev SD

Date: Friday, January 06, 2012 Sheet 93 of 103

D

C

B

A

BLANK

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <div><Title></div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date <div>Friday, January 06, 2012</div>	Sheet <div>94</div>	of <div>103</div>

BLANK

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LA480</div>		<div>SD</div>
<div>Date: Friday, January 06, 2012</div>		<div>Sheet 95 of 103</div>	

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size

Document Number

Rev

A4


LA480

SD


Date: Friday, January 06, 2012

Sheet 96 of 103


CPU Plate







VGA Std-Off





MINI PCIE



14" Structure boss



For Discharge




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	UNUSED PARTS/EMI Capacitors	
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 97 of 103

(Blanking)

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size A4	Document Number LA480		Rev SD
Date:	Friday, January 06, 2012	Sheet 98 of	103

(S3-to-S0-to-S3)



Intel PCH Pin Name	Main board PCH Pin Name
VccSUS (5V/3V)	3D3V_AUX_S5
PWRBTN#	PM_PWRBTN#
SLP_A#	SLP_A#
SLP_LAN#	SLP_LAN#
SLP_S5#	PM_SLP_S5#
SLP_S4#	PM_SLP_S4#
SLP_S3#	PM_SLP_S3#
VccASW/ VccSPI	VccASW/ VccSPI
Vcc_WLAN	+3V_MINI_WLAN
PWROK/APWROK	S0_PWR_GOOD
CL_RST#	CL_RST#
VCCPLL	1D8V_S0
VDDQ	1D5V_S0
VR_VDDQPWRGOOD	VDDPWRGOOD
VCCSA	VCCSA
IMVP7_VR_EN	D85V_PWRGD
VccCore	VCC_CORE
VccAXG	VCC_GFXCORE
IMVP7_PWRGD	IMVP_PWRGD
SYS_PWROK	SYS_PWROK
PWROK	S0_PWR_GOOD
DRAMPWRGD	PM_DRAM_PWRGD
UNCOREPWRGOOD	H_CPUFWRGD
PLT_RST#	PLT_RST#


WWW.AliSaler.Com




3 _____ 2



Thermal Block Diagram



Audio Block Diagram



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 103 of 103