

JE40 HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number JE40-HR	Rev -1	
Date: Thursday, December 02, 2010	Sheet 1	of	102

SYSTEM DC/DC
APL5916KAI 48

INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0

CPU DC/DC
NCP6131S52MNR 42~43

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC
UP6128PQDD 45

INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC
UP6183PQAG 41

INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC
UP6165BQKF 46

INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC
NCP5911MNTBG 44

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA
RT8208BGQW 92

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER
BQ24745RHDR 40

INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC
RT9025 47

INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC
RT9025-25PSP 93

INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches

INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER

L1:Top L4:Signal
L2:VCC L5:GND
L3:Signal L6:Bottom

RJ45 CONN 53


SD/MMC+/MS/MS Pro/xD

Mini-Card 66

SIM 66

USB x1

HR UMA



Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1


Voltage Rails			
POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCDATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

I ² C / SMBus Addresses		HURON RIVER ORB		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1				BAT_SCL/BAT_SDA
Battery				BAT_SCL/BAT_SDA
CHARGER				BAT_SCL/BAT_SDA
EC SMBus 2				SMI1_CLK/SMI1_DATA
PCH				SMI1_CLK/SMI1_DATA
eDP				SMI1_CLK/SMI1_DATA
PCH SMBus				PCH_SMBDATA/PCH_SMCB
SO-DIMMA (SPD)				PCH_SMBDATA/PCH_SMCB
SO-DIMMB (SPD)				PCH_SMBDATA/PCH_SMCB
Digital Pot				PCH_SMBDATA/PCH_SMCB
G-Sensor				PCH_SMBDATA/PCH_SMCB
MINI				PCH_SMBDATA/PCH_SMCB

HR UMA			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number	Rev -1	
JE40-HR			
Date:	Thursday, December 02, 2010	Sheet	3 of 102

SSID = CPU

CPU1A
SANDY
62.10055.421
Change:62.10053.611
2nd = 62.10055.321
3rd = 62.10040.821

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.



Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics
function for power saving.



WWW.AliSaler.Com



NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.

HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (PCIe/DMI/FDI)

Size A3 Document Number JE40-HR Rev -1

Date: Thursday, December 02, 2010 Sheet 4 of 102

SSID = CPU



CRB : 47pf
CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.





WWW.AliSaler.Com



SSID = CPU

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



HR UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RESERVED)			
Size	Document Number	Rev	
A3	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	7 of 102

SSID = CPU

POWER

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

SANDY

VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

PEG AND DDR


CORE SUPPLY

SVID


SENSE LINES

- VIDALERT#
- VIDCLK
- VIDSOUT
- VCC_SENSE
- VSS_SENSE
- VCCIO_SENSE
- VSSIO_SENSE


VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top




No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.



For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU



R801,R802 close to CPU



HR UMA


緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (VCC CORE)			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	8 of 102

SSID = CPU

VAXG Output Decoupling Recommendation:

- 2 x 470 uF at Bottom Socket Edge
- 2 x 22 uF at Top Socket Cavity
- 4 x 22 uF at Top Socket Edge
- 2 x 22 uF at Bottom Socket Cavity
- 4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external
graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating)
if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC GFXCORE)			
Size A3	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 9 of	102

SSID = CPU



5	4	3	2	1
D				
C				
B				
A				

JE40 delete XDP function

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

Rev
-1

Sheet 11 of 102

(Blanking)

HR UMA


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 12 of 102

(Blanking)

HR UMA


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 13 of 102

SSID = MEMORY



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



Thermal EVENT



Thermal EVENT




Thermal EVENT



Thermal EVENT



Thermal EVENT



Thermal EVENT




Thermal EVENT



Thermal EVENT



Thermal EVENT



Thermal EVENT



Thermal EVENT



Thermal EVENT




Thermal EVENT




SODIMM A DECOUPLING

Layout Note:
Place these Caps near
SO-DIMMA.




PART NUMBER	Height	TYPE

DM1
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.V51
3rd = 62.10017.M51
4th = 62.10017.X41



-2



WWW.AliSaler.Com

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR3-SODIMM1**

Size Custom Document Number **JE40-HR** Rev **-1**


Date Thursday, December 02, 2010 Sheet 14 of 102

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:
Place these Caps near
SO-DIMMB.

DM2
DDR3-204P-126-GP
62.10024.D41

2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

HR UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size Custom	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 15 of	102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 16 of 102





L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Place near PCH
UMA_Muxless



Impedance:90 ohm

JE40 delete LVDS B channel



Digital Display Interface

Cougar Point



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side

Impedance:90 ohm


Impedance:100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMI_B_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA

HR UMA


SSID = PCH




Al6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)





JE40 modify 07/16



KBC CLK EMI


OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



check R1808 R1809 阻值

CRB : 2.2K

CEKLT: 1K



✗ USB Ext. port 1 (HS)


```
External debug port use on Huron river platform
```

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB C
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SB add USB port 5

JE40 co-lay USB2.0



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size

Document Number

JE40-HR

Rev

Date: Thursday, December 02, 2010

Sheet 18 of 102

SSID = PCH

4 DMI_RXN[3:0] <<<>>>
4 DMI_RXP[3:0] <<<>>>
4 DMI_TXN[3:0] <<<>>>
4 DMI_TXP[3:0] <<<>>>

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.

PCH1C

3 OF 10

Cougar
Point

4 DMI_RXN0 <<<>>> BC24
4 DMI_RXN1 <<<>>> BE20
4 DMI_RXN2 <<<>>> BG18
4 DMI_RXN3 <<<>>> BG20
4 DMI_RXP0 <<<>>> BE24
4 DMI_RXP1 <<<>>> BC20
4 DMI_RXP2 <<<>>> BJ18
4 DMI_RXP3 <<<>>> BJ20
4 DMI_TXN0 <<<>>> AW24
4 DMI_TXN1 <<<>>> AW20
4 DMI_TXN2 <<<>>> BB18
4 DMI_TXN3 <<<>>> AV18
4 DMI_TXP0 <<<>>> AY24
4 DMI_TXP1 <<<>>> AY20
4 DMI_TXP2 <<<>>> AY18
4 DMI_TXP3 <<<>>> AU18

FDI_RXN0 <<<>>> BJ14
FDI_RXN1 <<<>>> AY14
FDI_RXN2 <<<>>> BE14
FDI_RXN3 <<<>>> BH13
FDI_RXN4 <<<>>> BC12
FDI_RXN5 <<<>>> BJ12
FDI_RXN6 <<<>>> BG10
FDI_RXN7 <<<>>> BG9
FDI_RXP0 <<<>>> BG14
FDI_RXP1 <<<>>> BB14
FDI_RXP2 <<<>>> BE14
FDI_RXP3 <<<>>> BJ12
FDI_RXP4 <<<>>> BE12
FDI_RXP5 <<<>>> BG12
FDI_RXP6 <<<>>> BJ10
FDI_RXP7 <<<>>> BH9
FDI_TXN0 4
FDI_TXN1 4
FDI_TXN2 4
FDI_TXN3 4
FDI_TXN4 4
FDI_TXN5 4
FDI_TXN6 4
FDI_TXN7 4
FDI_TXP0 4
FDI_TXP1 4
FDI_TXP2 4
FDI_TXP3 4
FDI_TXP4 4
FDI_TXP5 4
FDI_TXP6 4
FDI_TXP7 4

FDI_INT <<<>>> AW16 <<<>>> FDI_INT 4
FDI_FSYNC0 <<<>>> AV12 <<<>>> FDI_FSYNC0 4
FDI_FSYNC1 <<<>>> BC10 <<<>>> FDI_FSYNC1 4
FDI_LSYNC0 <<<>>> AV14 <<<>>> FDI_LSYNC0 4
FDI_LSYNC1 <<<>>> BB10 <<<>>> FDI_LSYNC1 4

DSWVRMEN <<<>>> A18 <<<>>> DSWODVREN
DPWROK <<<>>> E22 <<<>>> PCH_DPWROK
WAKE# <<<>>> B9 <<<>>> PCIE_WAKE# 31,65,66,82
CLKRUN#/GPIO32 <<<>>> N3 <<<>>> PM_CLKRUN# 27
SUS_STAT#/GPIO61 <<<>>> G8
SUSCLK#/GPIO62 <<<>>> N14 <<<>>> PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 <<<>>> D10
SLP_S4# <<<>>> H4 <<<>>> PM_SLP_S4# 27,46
SLP_S3# <<<>>> F4 <<<>>> PM_SLP_S3# 27,36,37,47,92
SLP_A# <<<>>> G10
SLP_SUS# <<<>>> G16
PMSYNCH <<<>>> AP14 <<<>>> H_PM_SYNC 5
SLP_LAN#/GPIO29 <<<>>> K14

System Power Management

SUSACK#

SUS_RESET#

SYS_PWROK

PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWARN#/SUSPWRDNACK/GPIO30

PWRBTN#

ACPRESENT/GPIO31

BATLOW#/GPIO72

RI#

COUGAR-GP-U2-NF

1D05V_VTT
R1901 1 49D9R2F-GP DMI_COMP_R
R1902 1 750R2F-GP RBIAS_CPY
R1926 Do Not Stuff
R1904 100KR2J-1-GP
0628 Modify:
Change R1904 to 100K 0402 from 10K and default stuff.

3D3V_S0
R1905 10KR2J-3-GP
J540 modify
SUS_PWR_ACK
C12
K3
P12
L22
L10
R1924 Do Not Stuff
J540 modify
PWROK
27,42 S0_PWR_GOOD <<<>>> 2
P12
L22
L10

36
SYS_PWROK <<<>>> P12
PWROK
L22
L10
R1924 Do Not Stuff
J540 modify
PWROK
27,42 S0_PWR_GOOD <<<>>> 2
P12
L22
L10

5,37 PM_DRAM_PWRGD <<<>>> B13
DRAMPWROK
RSMRST# C21
SUSWARN#/SUSPWRDNACK/GPIO30
PWRBTN# E20
ACPRESENT/GPIO31
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 SUS_PWR_ACK <<<>>> K16
27,97 PM_PWRBTN# <<<>>> E20
27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

27 AC_PRESENT <<<>>> H20
BATLOW#/GPIO72
RI# A10
COUGAR-GP-U2-NF

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

SB modify

RTC_AUX_S5

R1917 1 330KR2J-L1-GP
R1918 1 Do Not Stuff
DSWODVREN

3D3V_S0
R1919 8KR2R2J-3-GP
PM_CLKRUN#


3D3V_AUX_S5
R1909 100KR2J-1-GP
R1916 10KR2J-3-GP
3V_5V_POK #
Q1901 2N7002KDW-GP
84.2N702.A3F
2nd = 84.DM601.03F
PM_RSMRST# 1
3V_5V_POK 41
R1912 1KR2J-1-GP
<<<>>> RSMRST#_KBC 27

HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (DM I/FDI/PM)
Size A3 Document Number JE40-HR
Date Thursday, December 02, 2010 Sheet 19 of 102
Rev -1

WWW.AliSaler.Com





SSID = PCH





HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

SSID = PCH


Note:
For PCH debug with XDP, need to NO STUFF R2218




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




SB VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ








VRAM Size



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



SB add Zero ODD function



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH (GPIO/CPU)		
Title	JE40-HR	
Size	Document Number	Rev
A3		-1
Date:	Thursday, December 02, 2010	Sheet 22 of 102



SSID = PCH

(10uF \times 1)
(1uF \times 1)(0.1uF \times 1)

JE40 modify AD49

3D3V_S5

0.002A

JE40 modify T16

JE40 modify V12

JE40 modify T38

JE40 modify BH23

JE40 modify AL29

JE40 modify AL24

1D05V_VTT

(10uF \times 1)

1.01A (Total current of VCCASW)

C2403

C2404

C2406

C2407

C2408

DY

Do Not Stuff

(22uF \times 2_0603)(1uF \times 3)

1D05V_VTT

C2409

C2410

C2411

C2412

C2413

C2414

C2415

C2416

C2417

C2418

C2419

C2420

C2421

C2422

C2423

C2424

C2425

C2426

C2427

C2428

C2429

C2430

C2431

C2432

C2433

C2434

C2435

C2436

C2437

C2438

C2439

C2440

C2441

C2442

C2443

C2444

C2445

C2446

C2447

C2448

C2449

C2450

C2451

C2452

C2453

C2454

C2455

C2456

C2457

C2458

C2459

C2460

C2461

C2462

C2463

C2464

C2465

C2466

C2467

C2468

C2469

C2470

C2471

C2472

C2473

C2474

C2475

C2476

C2477

C2478

C2479

C2480

C2481

C2482

C2483

C2484

C2485

C2486

C2487

C2488

C2489

C2490

C2491

C2492

C2493

C2494

C2495

C2496

C2497

C2498

C2499

C2500

C2501

C2502

C2503

C2504

C2505

C2506

C2507

C2508

C2509

C2510

C2511

C2512

C2513

C2514

C2515

C2516

C2517

C2518

C2519

C2520

C2521

C2522

C2523

C2524

C2525

C2526

C2527

C2528

C2529

C2530

C2531

C2532

C2533

C2534

C2535

C2536

C2537

C2538

C2539

C2540

C2541

C2542

C2543

C2544

C2545

C2546

C2547

C2548

C2549

C2550

C2551

C2552

C2553

C2554

C2555

C2556

C2557

C2558

C2559

C2560

C2561

C2562

C2563

C2564

C2565

C2566

C2567

C2568

C2569

C2570

C2571

C2572

C2573

C2574

C2575

C2576

C2577

C2578

C2579

C2580

C2581

C2582

C2583

C2584

C2585

C2586

C2587

C2588

C2589

C2590

C2591

C2592

C2593

C2594

C2595

C2596

C2597

C2598

C2599

C2600

C2601

C2602

C2603

C2604

C2605

C2606

C2607

C2608

C2609

C2610

C2611

C2612

C2613

C2614

C2615

C2616

C2617

C2618

C2619

C2620

C2621

C2622

C2623

C2624

C2625

C2626

C2627

C2628

C2629

C2630

C2631

C2632

C2633

C2634

C2635

C2636

C2637

C2638

C2639

C2640

C2641

C2642

C2643

C2644

C2645

C2646

C2647

C2648

C2649

C2650

C2651

C2652

C2653

C2654

C2655

C2656

C2657

C2658

C2659

C2660

C2661

C2662

C2663

C2664

C2665

C2666

C2667

C2668

C2669

C2670

C2671

C2672

C2673

C2674

C2675

C2676

C2677

C2678

C2679

C2680

C2681

C2682

C2683

C2684

C2685

C2686

C2687

C2688

C2689

C2690

C2691

C2692

C2693

C2694

C2695

C2696

C2697

C2698

C2699

C2700

C2701

C2702

C2703

C2704

C2705

C2706

C2707

C2708

C2709

C2710

C2711

C2712

C2713



C2714

C2715

C2716

C2717

SSID = PCH



HR UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title PCH (VSS)		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 25 of	102


HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Clock(colay)		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 26 of 102



SSID = Thermal

Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)



RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

VGA Thermal sensor P2800

SMBUS modify to Page 84


Fan controller P2793

Layout 15 mil



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title Thermal P2800/Fan Controller P2793
Size Custom
Document Number JE40-HR
Date: Thursday, December 02, 2010 Sheet 28 of 102 Rev -1




CLOSE TO PIN39 and 46

-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去開
vensor suggest , 需要導入嗎

CLOSE TO PIN1 and 9



MIC2V Ref voltage is 2.5V
because Vgs(th) concern
cann't use 2N702 for desing



CLOSE TO PIN18

CLOSE TO PIN19

SB modify

AUDIO OP AMPLIFIER

JE40 delete AMP function

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size
A4

Document Number


JE40-HR

Rev
-1


Date: Thursday, December 02, 2010

Sheet 30 of 102

SB modify L3101,2,4,5,6 to 0 ohm



HR UMA			
緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation	
Title			
Size Custom Document Number		Rev	
Date: Thursday, December 02, 2010		Sheet 31 of 102	
BCM57780 JE40-HR		-1	



(Blanking)


HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 33 of 102

(Blanking)

HR UMA


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 34 of 102






HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size A3	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010	Sheet	35 of	102


Power Sequence




ANNIE Run Power



-1 co-layout SLG55221




-1 modify R3621,D3602 to DY



SB modify part number

1D5V_S0

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Power Plane Enable	
Size	Document Number	Rev		
A3	JE40-HR	-1		
Date:	Thursday, December 02, 2010	Sheet	36	of 102

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SB to -1 reserve R3723



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY


SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

HR UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ADAPTER		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 37	of 102

ANNIE solution

Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	38 of 102

BATTERY CONNECTOR



EC Protect

HR UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BATT CONN			
Size	Document Number		Rev
A4	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	39 of 102

AD+_TO_SYS



PR4004


1k

D01R3721F-GP-U









84.00172.037
SIR172DP-T1-GE3
Id=20A, Qg=9.8~15nC,
Rdson=10.3~12.4mohm

PU4401
84.00172.037
2nd = 84.08030.037
UMA_Muxless

UMA_Muxless

PR4401

PWR_GFXCORE_BOOT 1

1R3J-L1-GP


PC4407

SCD22U25V3KX-GP


UMA_Muxless

PU4403
SIR166DP-T1-GE3-GP
84.00166.037
2nd = 84.08028.037
UMA_Muxless

84.00164.037
SIR164DP-T1-GE3
Id=22.8A, Qg=40.6~61nC,
Rdson=2.6~3.2mohm



SB 20100908



68.R3610.20K
0.36uH, Idc=24A
DCR=0.76+/-5% mohm

20100721

VCC_GFXCORE

Iomax=12A


OCP>18A

PTC4401


SE330U2VDM-L-GP

79.33719.L01

UMA_Muxless



79.33719.2CL
Pana 330uF, 2.5V, 7343
ESR=9mΩ, Irripple=3A




HR UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU Core-3(ISL95831)	
Size	Document Number	JE40-HR		Rev
A3				-1
Date:	Thursday, December 02, 2010	Sheet	44	of 102



TPS51218D for 1D05V



DY



2nd source 還未導入 74.08237.073



Freq=360KHz

20100728
Id=12.9A
Qg=9.8~15nC
Rdson=10.3~12.4mohm

PU4502
84.15N03.037
2nd = 84.08065.037


20100728
Iomax=14A
OCP>21A

Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A


20100906
PL4501
IND-D56UH-27-GP
68.R5610.10P
2nd = 68.R5610.10P

PTC4502
Do Not Stuff
2nd = 77.C3371.0512nd = 77.C3371.051

20100728
Id=19.4A
Qg=16.8~25.5nC
Rdson=4.9~6.1mohm



20100728
Vout=0.704*(1+R1/R2)




HR UMA

WWW.AliSaler.Com



```
SSID = PWR.Plane.Regulator_1p8v
```

RT9025 for 1D8V_S0



HR UMA

通資創緯

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO_1D8V(RT9025)

Size

Document Number

JE40-HR


Rev

—

Date: Thursday, December 02, 2010

Sheet 47 of 10


APL5916 for VCCSA




VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO

LCD POWER for ANNIE




For EMI request
Close to LVDS connector





HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
LCD Connector			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	49 of 102



Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



0806 check RN5004 擺放位置

HR UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
A4	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 50 of 102


SSID = VIDEO HDMI Level Shifter & CONNECTOR

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103-C5110 to 0 ohm resistor

HDMI DISCRETE/ UMA Co-lay




0806 SB Cap change schematic to Page 84



SB to -1 for vendor suggest

Close to Level Shift

HDMI CONN



SB to -1 add R5124,R5125 for DIS only HPD

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector

Size

Custom

Document Number

JE40-HR

Date

Thursday, December 02, 2010

Sheet

51

of

102

Rev

-1

HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 52 of 102

(Blanking)

HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
S-VIDEO		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 53 of 102

(Blanking)


HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 54 of 102


SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




HR UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ITP			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 55 of	102

SSID = SATA

SATA HDD Connector




ODD Connector



SB

SATA Zero Power ODD

SB modify part number



HR UMA

Title		HDD/ODD	
Size	Document Number	JE40-HR	
A3		Rev -1	
Date:	Thursday, December 02, 2010	Sheet 56	of 102

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ESATA Power

USB CHARGER

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

E-SATA/USB CHARGER

Rev
-1

Sheet 57 of 102

SSID = AUDIO

Speaker Connector

LINE1 OUT
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN





Internal
Microphone

JE40 delete Line in function



GIGA Lan Transformer

XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B


LAN MDI Off-Page



```
SB modiyf Pin9 Pin10 SWAP
```



SB modify For EMI




HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LAN CONNECTOR			
Size	Document Number	Rev	
Customr	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	50 of 102


SPI FLASH ROM (4M byte) for PCH

SSID = Flash.ROM




SPI ROM Equal length need to less than 500mil

PCH and EC length less than 6.5 inch




SSID = RBATT



HR UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Flash/RTC			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 60 of	102

SSID = USB

IO Board USB Power



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size
A4

Document Number

JE40-HR

Rev
-1

Date: Thursday, December 02, 2010


Sheet 61 of 102

HR UMA

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>USB 3.0 Port</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	
<div>A3</div>	<div>JE40-HR</div>	<div>-1</div>	
<div>Date:</div>	<div>Thursday, December 02, 2010</div>	<div>Sheet</div>	<div>62 of 102</div>

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module



HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Bluetooth			
Size	Document Number	Rev	
A4	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	63 of 102

Finger printer

JE40 delete FP function




HR UMA


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 64 of 102

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010




Sheet 65 of 102

SSID = Wireless



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010


Sheet 66 of 102

(Blanking)




HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 67 of 102



Power button LED





Power STDBY_LED




Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)



WLAN_LED



3G LED



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title LED Bard/Power Button

Size Custom Document Number JE40-HR Rev -1

Date: Thursday, December 02, 2010 Sheet 68 of 102

SSID = KBC

Internal KeyBoard Connector





```

MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


```

K / B


¹ ***SB to -1 modify Part number***



TOUCH PAD



FFC 異面



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number


JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 69 of 102



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

JE40-HR


Rev
-1

Date: Thursday, December 02, 2010

Sheet 70 of 102



HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 71 of	102

(Blanking)

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 72 of 102

(Blanking)

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010




Reserved

Rev
-1

Sheet 73 of 102

SD/XD/MS Card Reader

SSID = SDIO



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CARD Reader CONN	
Size	Document Number		Rev	
A4	JE40-HR		-1	
Date:	Thursday, December 02, 2010		Sheet	74 of 102

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 76 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 79 of 102

(Blanking)

HR UMA


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 80 of 102

(Blanking)

HR UMA


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 81 of 102

PWRCN1 FFC 異面




PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

USBCN1 FFC 同面




0806 change 10Pin

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010



USBCN2 FFC 同面


-1 add RF connector
BAE40 Only





Cabele Wire to BD

HR UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
IO Board Connector			
Size	Document Number	Rev	
A4	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	82 of 102



LVDS Interface




SB modify connector to IFPCDE_PLLVDD_PWR



SA R8412, R8413 change DY
SB R8412, R8413 change delete

HDMI Interface



1.05V +/- 3% 285mA (See NV DG)
1D05V_VGA_S0


220ohm@100MHz ESR=0.05

X7R, Under GPU.

3.3V +/- 5% 440mA (220mA each, max 2 links) (See NV DG)
3D3V_VGA_S0

300ohm@100MHz ESR=0.25


DG requires X7R for 1uF and 4.7uF as well.




HR UMA





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	GPU Memory(2/5)
Size	Document Number
Custom	JE40-HR
Date: Thursday, December 02, 2010	Sheet 84 of 102

DC tolerance $\pm 75\text{mV}$
AC tolerance $\pm 50\text{mV} < 100\text{MHz}$






VGA Thermal sensor P2800



SJM50-CP SUPPORT							
P-STATE	NV100_ALTV	NV100_ALTV	N11M_GEP	N11M_GEP	N11P_GEP	N11P_GEP	N11P_GEP
P10	0	0	0.85V	0.85V	0.85V	0.85V	0.85V
P5	0	1	0.85V	0.85V	0.85V	0.85V	0.85V
D0	1	0	1.00V	1.00V	1.00V	0.85V	0.85V



NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 0011 64*16*4 800MHZ	Samsung 2G 0110 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL

GPU_ROM_S1
GPU_ROM_S0
GPU_ROM_S2
GPU_ROM_S3
GPU_ROM_S4
GPU_ROM_S5
GPU_ROM_S6
GPU_ROM_S7
GPU_ROM_S8
GPU_ROM_S9
GPU_ROM_SA
GPU_ROM_SB
GPU_ROM_SC
GPU_ROM_SD
GPU_ROM_SE
GPU_ROM_SF
GPU_ROM_SG
GPU_ROM_SH
GPU_ROM_SI
GPU_ROM_SJ
GPU_ROM_SK
GPU_ROM_SL
GPU_ROM_SM
GPU_ROM_SN
GPU_ROM_SO
GPU_ROM_SQ
GPU_ROM_SR
GPU_ROM_SS
GPU_ROM_ST
GPU_ROM_SU
GPU_ROM_SV
GPU_ROM_SW
GPU_ROM_SX
GPU_ROM_SY
GPU_ROM_SZ

Logical Steep Bit Mapping
Resistor Pull-up Pull-down
15kohm 1000 0000
15kohm 1000 0000
15kohm 1010 0010
15kohm 1100 0010
15kohm 1110 0101
15kohm 1110 0110
15kohm 1111 0111

N11P Fermi QS 1








TABLE NVIDIA 71.0N12P.E0U -1 modify N12P GV setting 71.0N12P.A0U



	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL






VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001

DG requires 4x0.1uF and 8x1.0uF per VRAM chip




HR UMA		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM1,2 (1/4)		
Size Custom	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 88	of 102






HR UMA		 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		RT8208B +VGA CORE	
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	92 of 102

1.05V to 1.05V_VGA_S0 Transfer



-1 co-layout SLG55221



HR UMA





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DISCRETE VGA POWER




JE40-HR

-1

LVDS Channel A



Panel BL brightness/Power En/BL En



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 94 of 102

Close to CRT Board CONN




CRT DDCDATA & DDCCLK




Pull high 在CRT

SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift


L=>B0 -DIS
H=>B1 -UMA



SB to -1 modify R9503,R9504 to 10 ohm




SSID = SDIO






SB to -1 BOM add SPR2


-2 delete SPR5





Change:34.40V16.001






CPU




VGA



3G Sku



Check test point




Test Point放在Dimm Door打開可量測處

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 97 of 102	

Power Sequence




(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO





Power Shape

Regulator

LDO

Switch

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 100 of 102

KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

