


# LB46E Block Diagram

Project code: 91.4HK01.A01

PCB P/N :

REVISION : 10307-sc



WWW.ALISALER.COM

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**1 BLOCK DIAGRAM**

Size

Document Number

**LB46E**

Rev

**SA**

Date: Monday, December 27, 2010

Sheet 1 of 53

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


USB Table

USB	
Pair	Device
0	USB1
1	USB3
2	NC
3	MINIC1
4	WEBCAM
5	NC
6	NC
7	NC
8	NC
9	USB2
10	NC
11	NC

PCIE Routing

LANE1	RTL8111E
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NC
LANE6	NC

SMBus



WWW.ALISALER.COM



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number LB46E
Date: Monday, October 25, 2010	Sheet 2 of 53












Place them near to the chip ( < 0.5" )



HOST






Pin Name	Strap Description	Configuration
CFG20	Digital DisplayPort (SDVO/DP/HDMI) Concurrent with PCIE	Low = Only digital DisplayPort (SDVO/DP/HDMI) or PCIE is operational (default)
		High = Digital DisplayPort (SDVO/DP/HDMI) and PCIE are operational simultaneously via the I2C port


WWW.ALISALER.COM

緯創資通 Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
File	Cantiga (2 of 6) DM/PM/CFG
Size	Document Number
Rev	LB46E
Date	Monday, December 27, 2010
Sheet	7 of 8



CANTIGA-GM-GP-U-NF

71.CNTIG.00U



CANTIGA-GM-GP-U-NF

71.CNTIG.00U


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
8 Cantiga (3 of 6) DDR			
Size	Document Number		Rev
	LB46E		SA
Date:	Monday, December 27, 2010	Sheet 8 of	53










CANTIGA-GM-GP-U-NF  
71.CNTIG.00U





CANTIGA-GM-GP-U-NF  
71.CNTIG.00U




**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>Cantiga (6 of 6)</b>	
Size	Document Number	<b>LB46E</b>	
Date: Friday, October 29, 2010	Sheet 11 of 53	Rev	<b>SB</b>


WWW.ALISALER.COM




GLAN\_COMP place within 500 mil of ICH9M




integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



ICH9M-GP-NF  
71.ICH9M.00U



Place within 500 mils of ICH9 ball



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
ICH9-M (1 of 4) SATA/HDA/RTC			
Size	Document Number	Rev	
	LB46E		SB
Date:	Monday, December 27, 2010	Sheet 12	of 53









SB1E 5 OF 6	
AA26	VSS
AA27	VSS
AA3	VSS
AA6	VSS
AB1	VSS
AA23	VSS
AB28	VSS
AB23	VSS
AB4	VSS
AB5	VSS
AC17	VSS
AC26	VSS
AC27	VSS
AC3	VSS
AD1	VSS
AD10	VSS
AD12	VSS
AD13	VSS
AD14	VSS
AD17	VSS
AD18	VSS
AD21	VSS
AD28	VSS
AD29	VSS
AD4	VSS
AD5	VSS
AD6	VSS
AD7	VSS
AD9	VSS
AE12	VSS
AE13	VSS
AE14	VSS
AE16	VSS
AE17	VSS
AE2	VSS
AE20	VSS
AE24	VSS
AE3	VSS
AE4	VSS
AE6	VSS
AE9	VSS
AE13	VSS
AF16	VSS
AF18	VSS
AF22	VSS
AH26	VSS
AF26	VSS
AF27	VSS
AF5	VSS
AF7	VSS
AF9	VSS
AG13	VSS
AG16	VSS
AG18	VSS
AG20	VSS
AG23	VSS
AG3	VSS
AG6	VSS
AG9	VSS
AH12	VSS
AH14	VSS
AH17	VSS
AH19	VSS
AH2	VSS
AH22	VSS
AH25	VSS
AH28	VSS
AH5	VSS
AH8	VSS
AJ12	VSS
AJ14	VSS
AJ17	VSS
AJ8	VSS
B11	VSS
B14	VSS
B17	VSS
B2	VSS
B20	VSS
B23	VSS
B5	VSS
B8	VSS
C26	VSS
C27	VSS
E11	VSS
E14	VSS
E18	VSS
E2	VSS
E21	VSS
E24	VSS
E5	VSS
E8	VSS
F16	VSS
F28	VSS
F29	VSS
G12	VSS
G14	VSS
G18	VSS
G21	VSS
G24	VSS
G26	VSS
G27	VSS
G8	VSS
H2	VSS
H23	VSS
H28	VSS
H29	VSS
H5	VSS
J23	VSS
J26	VSS
J27	VSS
AC22	VSS
K28	VSS
K29	VSS
L13	VSS
L15	VSS
L2	VSS
L26	VSS
L27	VSS
L5	VSS
L7	VSS
M12	VSS
M13	VSS
M14	VSS
M15	VSS
M16	VSS
M17	VSS
M23	VSS
M28	VSS
M29	VSS
N11	VSS
N12	VSS
N13	VSS
N14	VSS
N15	VSS
N16	VSS
N17	VSS
N18	VSS
N26	VSS
N27	VSS
P12	VSS
P13	VSS
P14	VSS
P15	VSS
P16	VSS
P17	VSS
P2	VSS
P23	VSS
P28	VSS
P29	VSS
P4	VSS
P7	VSS
R11	VSS
R12	VSS
R13	VSS
R14	VSS
R15	VSS
R16	VSS
R17	VSS
R18	VSS
R28	VSS
T12	VSS
T13	VSS
T14	VSS
T15	VSS
T16	VSS
T17	VSS
T23	VSS
B26	VSS
U12	VSS
U13	VSS
U14	VSS
U15	VSS
U16	VSS
U17	VSS
AD23	VSS
U26	VSS
U27	VSS
U3	VSS
V1	VSS
V13	VSS
V15	VSS
V23	VSS
V28	VSS
V29	VSS
V4	VSS
V5	VSS
W26	VSS
W27	VSS
W3	VSS
Y1	VSS
Y28	VSS
Y29	VSS
Y4	VSS
Y5	VSS
AG28	VSS
AH6	VSS
AF2	VSS
B25	VSS

NCTF TEST PIN:  
A1, A2, B1, A29, A28, B29,  
AH1, AH2, AH12, AH23, AH28,  
AJ28, AJ29, AH29


NCTF_VSS#A1	A1	1	TPAD14-GP	TR1
NCTF_VSS#A2	A2	1	TPAD14-GP	TR2
NCTF_VSS#B1	B1	1	TPAD14-GP	TR10
NCTF_VSS#A29	A29	1	TPAD14-GP	TR8
NCTF_VSS#A28	A28	1	TPAD14-GP	TR7
NCTF_VSS#B29	B29	1	TPAD14-GP	TR9
NCTF_VSS#AJ1	AJ1	1	TPAD14-GP	TR30
NCTF_VSS#AJ2	AJ2	1	TPAD14-GP	TR31
NCTF_VSS#AH1	AH1	1	TPAD14-GP	TR28
NCTF_VSS#AJ28	AJ28	1	TPAD14-GP	TR29
NCTF_VSS#AJ29	AJ29	1	TPAD14-GP	TR27
NCTF_VSS#AH29	AH29	1	TPAD14-GP	TF26



<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>ICH9-M (4 of 4)</b>	
Size	Document Number
<b>LB46E</b>	
Date: Monday, December 27, 2010	Sheet 15 of 53
Rev	SB




2010/9/27 Changed




H = 8mm  
SO-DIMMB is placed farther from the Processor than SO-DIMMA

LCD/CCD CONN








#### Layout Note:


\* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


## CRT I/F & CONNECTOR



## Hsync & Vsync level shift



## DDC\_CLK & DATA level shift




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
CRT Connector			SB
Size	Document Number		
	LB46E		
Date: Monday, December 27, 2010	Sheet	19	of 53

## SATA Connector



**<Core Design>**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

## HDD

Size	Document Number
------	-----------------

**LB46E**

Date: Monday, December 27, 2010

Sheet 20

of

SB

12 SATA\_TXP1  
12 SATA\_TXN1

12 SATA\_RXN1  
12 SATA\_RXP1

TPAD14-GP AFTP186

5V\_S0

C274

TC15

TPAD14-GP AFTP148

TPAD14-GP AFTP138

TPAD14-GP AFTP185

8  
NP1  
S1  
S2  
S3  
S4  
S5  
S6  
S7  
P1  
P2  
P3  
P4  
P5  
P6  
NP2  
9

SKT-SATA7P-6P-16-GP

62.10065.D01

2nd = 62.10065.D61




AFTP189 AFTE14P-GP  
AFTP190 AFTE14P-GP

AFTP191 AFTE14P-GP  
AFTP186 AFTE14P-GP

1 SATA\_TXP1  
1 SATA\_TXN1  
1 SATA\_RXN1  
1 SATA\_RXP1

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**WWW.ALISALER.COM**

[illegible]

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB			
Size	Document Number		Rev
	LB46E		SE
Date:	Monday, December 27, 2010	Sheet 22 of	53







- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




## LAN Connector




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		LAN Connector	
Size	Document Number	Rev	SB
A3	LB46E		
Date:	Monday, December 27, 2010	Sheet	24 of 53




## DMIC IN




## MIC CONN.



## HEADPHONE CONN.



## Internal Speaker




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu, Taiwan, R.O.C.

File: **AUDIO CODEC ALC20671**  
Size: **LB46E**  
Date: Monday, December 27, 2010 Sheet 25 of 53

Rev: -1


# Mini Card Connector(WLAN)



20.F1665.052

2ND = 20.F1692.052

Place near MINIC1



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINI CARD**

Size

Document Number

**LB46E**

Rev

**SB**


Date: Monday, December 27, 2010

Sheet 26 of 53










## ***TOUCH PAD***



**WWW.ALISALER.COM**

## <Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Title
-------

## Touch pad

Size	Document Number
------	-----------------


**LB46E**

Rev	SB
-----	----

Date: Monday, December 27, 2010

Sheet 30 of 53

# Power and LED Board



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Power Board**

Size

Document Number

**LB46E**

Rev

**SB**

Date: Monday, December 27, 2010

Sheet 31 of 53

3D3V\_AUX\_S5

HALL1

OUTPUT

VSS

VDD

EM-6781-T30-GP

74.06781.07B

2ND = 74.09132.B7B

LID\_CLOSE# 1

R350

100R2F-L1-GP-U

C491

SCD22U6D3V2KX-1GP


LID\_CLOSE# 28

LID\_CLOSE# 1

AFTE14P-GP

AFTP106






<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED
Size	Document Number	Rev	SB
LB46E			
Date: Monday, December 27, 2010	Sheet 33	of 53	


# Run Power



WWW.ALISALER.COM

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	<b>RUN POWER and 3D3V_AUX_S5</b>
Size	Document Number
Date:	Monday, December 27, 2010
Sheet	34
of	53
Rev	SB










```
SSID = PWR.Plane.Regulator_1p5v0p75v
```



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VIT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V KCM045X5R/ 78.10622.52L  
 Inductor: 0.56uH PCMC104T-R56mN Cyntec DCR: 1.18mohm Isat=25Arms 68.R5610.10D  
 O/P cap: 330U 2.5V EFXS40D3311ER 9mohm 3Arms PANASONIC/ 79.33719.L0  
 H/S: SiS406DN/ POWERPAK-8/ 1.5mOhm/14.5mOhm/ 4.5Vgs/ 84.00406.037  
 L/S: SiS402DN/ POWERPAK-8/ 6.4mOhm/8mohm/4.5Vgs/ 84.00402.037  
 Switching freq-->400KHz




### <Core Design>


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>TPS51116 +1.5V S3</b>			
Size	Document Number	Rev	
Custom	<b>LB46E</b>	S1	
Date:	Monday, December 22, 2010	Sheet	28 of 33




## TPS51218 for 1D05V





## RT9025 for 1D8V\_S0





>> BATA\_SDA\_1 43  
 >> BATA\_SCL\_1 43  
 >> BAT\_IN#\_1 43  
 >> BATT\_SENSE 41,43




<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title		AD/BATT CONN	
Size	Document Number	Rev	SB
LB46E			
Date:	Monday, December 27, 2010	Sheet	40 of 53



DCBATOUT



1D05V\_S0



SPRING1

SPRING-12-GP-U1



34.41Y19.001

SPRING2

SPRING-12-GP-U1



34.41Y19.001

GNDPAD1

GNDPADS197X138-NP



ZZ.00PAD.ZZZ

GNDPAD2

GNDPADS197X138-NP



ZZ.00PAD.ZZZ

GNDPAD3


GNDPADS197X138-NP



ZZ.00PAD.ZZZ

GNDPAD4

GNDPADS197X138-NP



ZZ.00PAD.ZZZ


H10

STF217R128H83-GP



H11

HOLE276R178-GP




H12

HOLE276R178-GP



H13

HOLE276R178-GP



H19

HOLE237R95-GP



H21

HT8BE75R24-U-45-GP



H22

STF217R128H83-GP



H24

HOLE315R95-GP



H26

STF217R15H221-GP



H27

STF217R15H221-GP



H25

HOLE315R95-GP



H1

HOLE237R95-GP



H3

HOLE315X315R91-S1-GP



H4

HOLE276R178-GP



H5

HT8BE75R24-U-45-GP



H6

HT75X82B9X9R24-S-GP



H7

HT75X82B9X9R24-S-GP



H8

HT8BE75R24-U-45-GP



H9

HT8BE75R24-U-45-GP



<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

LB46E


Rev

SB

Date: Thursday, December 02, 2010

Sheet 42 of 53





**Check test point**



**Test Point locate near DIMM Door where can be tested**



**FAN**




**Cover Switch**



<Core Design>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>AFTE test point</b>			
Size	Document Number		Rev
	<b>LB46E</b>		<b>SB</b>
Date: Monday, December 27, 2010		Sheet 43 of 53	

```
SSID = PWR.Plane.Regulator_GFX
```



**WWW.ALISALER.COM**

**WWW.ALISALER.COM**



**3.3v (580mA)**


◀Core Design▶

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

**LB46E**

Date: Monday, December 27, 2010 Sheet 45 of 53

71.0N11M.C1U




**<Core Design>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>N11M(1/6) PEG</b>			
Size	Document Number	Rev	
Custom	<b>LB46E</b>	<b>SA</b>	
Date: Monday, December 27, 2010		Sheet 46 of	53

**WWW.ALISALER.COM**



53



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>N11M(3/6) DAC</b>		
Size	Document Number	Rev
Custom	<b>LB46E</b>	<b>SA</b>
Date:	Monday, December 27, 2010	Sheet 48 of 53







VGA1J 12 OF 12  
12/12 GND\_NC



71.0N11M.A0U

DIS

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<b>N11M(6/6) POWER</b>			
Size	Document Number	Rev	
Custom	<b>LB46E</b>	<b>SA</b>	
Date:	Wednesday, November 03, 2010	Sheet	51 of 53



