

2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH


REV:-1
2012-03-15

DY:No stuff
DIS_PX:Only DIS install
WWW.AliSaler.Com

<Core Design>	
緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	
Cover Page	
Size A4	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 1 of 103

S-Series Richie Block Diagram

(Muxless)



SYSTEM DC/DC TPS51461RGER 48	CPU DC/DC ISL95832HRTZ 42~44
INPUTS DCBATOUT	OUTPUTS +VCCSA
SYSTEM DC/DC TPS51211DSCR 45	
INPUTS DCBATOUT	OUTPUTS 1D05V_S0
SYSTEM DC/DC TPS51123RGER 41	
INPUTS DCBATOUT	OUTPUTS 5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC TPS51216RUKR 46	
INPUTS DCBATOUT	OUTPUTS 1D5V_S3 0D75V_S0 DDR_VREF_S3
GFX DC/DC ISL95832HRTZ 42~44	
INPUTS DCBATOUT	OUTPUTS VCC_GFXCORE
VGA UP1527QODD 92	
INPUTS DCBATOUT	OUTPUTS VGA_CORE
CHARGER BQ24736RGRR 40	
INPUTS AD_BT+	OUTPUTS GND DCBATOUT
SYSTEM DC/DC RT8068AZQWID 47	
INPUTS 3D3V_S5	OUTPUTS 1D8V_S0
SYSTEM DC/DC FDMC7696 93	
INPUTS 1D5V_S3	OUTPUTS 1V_VGA_S0
Switches	
INPUTS 1D5V_S3 5V_S5 3D3V_S5	OUTPUTS 1D5V_S0 5V_S0 3D3V_S0
PCB LAYER	
L1: Top	L5: Vcc
L2: GND	L6: Signal
L3: Signal	L7: GND
L4: Signal	L8: Bottom
<Core Design>	
Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 2 of 103	

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation: DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This Signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit 11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated Gbe LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA.Dock_EN#/ GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft strap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPIO).

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1k ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1KΩ ± 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3.3V_S0 1.8V_S0 1.5V_S0 1.05V_S0 VCCSA 0.9V_S0 VCC_CORE VCC_SOC_ECCORE VGA_CORE 1.8V_VGA_S0 3.3V_VGA_S0 1.5V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.5V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
1.05V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_SS 5V_AUX_SS 3D3V_SS 3D3V_AUX_SS	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_SS	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_SS in Sx

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

USB 2.0 Table USB3.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

SATA Table

Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
DIMM1		PCH_SMB_CLK/PCH_SMB_DATA
DIMM2		PCH_SMB_CLK/PCH_SMB_DATA
Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SML0_CLK/PCH_SML0_DATA
KBC Q181_Thermal IC		1001100
GPU_Themes PRO		0X41
G-Sensor		0X52



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size	Document Number	Rev
Custom		-1

2012 S-Series Richie 13.3


Date: Wednesday, March 14, 2012 Sheet 3 of 103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

D

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.



A

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note: 1st/2nd/3rd Add in BOM

62.10040.821

1ST = 62.10055.551

2nd = 62.10055.321

3rd = 62.10055.731

<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(1/7): DMI/PEG/FDI

Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		


Date: Wednesday, March 14, 2012 Sheet 4 of 103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)






CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)



IVY BRIDGE PROCESSOR (POWER)






<Core Design>

Wistron Corporation	緯創資通
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,	
Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU(5/7) : GFX/PWR
Size	Custom
Document Number	
Date	Wednesday, March 14, 2012
Rev	-1
2012 S-Series Richie 13.3	

IVY BRIDGE PROCESSOR (GND)





<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU(6/7) : GND
Size	Document Number
A3	
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 9 of 103

CPU(7/7)


IVY BRIDGE PROCESSOR (RESERVED)




Display Port Presence Strap	
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed



PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU(7/7): CFG/RSVD/DDR3_VREF	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 10 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size A3	Document Number	Rev -1
CPU XDP		
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	11 of 103


(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 12 of 103	

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 13 of 103	

<> M_A_DQS#(7:0) 6
 <> M_A_DQS#(0:1) 6
 <> M_A_A[15:0] 6




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32


<Core Design>		Wistron Corporation	
		緯創資通	
Title	DDR3 SO-DIMM1		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Size	Document Number	Rev	
Custom		-1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet	14	of 103

6 M_B_A[15:0] <>>
 6 M_B_DQS#[:7:0] <>>
 6 M_B_DQS#[:7:0] <>>




(Blanking)



<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 16 of 103	



PCH(2/9)




PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support


Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prescriptive.



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
PCH(3/9) : DMI/FDI/PM	Rev -1
Size A3	Document Number
Date: Wednesday, March 14, 2012	Sheet 19 of 103

PCH(4/9)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH(4/9) : LVDS/CRT/DDI	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 20 of 103

GPIO Table	
S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0


Boot BIOS Strap		
GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

PCH(5/9)

PCH1E		5 OF 10
PG26	TP1	AY7
B26	TP2	AV7
BH25	TP3	AU3
B116	TP4	BG4
BG16	TP5	
AH38	TP6	
AH43	TP7	
AH45	TP8	
TP9	TP10	
N18	TP11	
H3	TP12	
H12	TP13	
AM4	TP14	
AM5	TP15	
Y13	TP16	
K24	TP17	
L24	TP18	
AB46	TP19	
AB45	TP20	

RSVD

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3




USB 3.0/2.0 Port Pairing


USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB2.0 Table


USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	Fingerprint
8	USB 2.0 Conn. 1 Camera
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

<Core Design>





PCH(7/9)

PCH(8/9)



PCH(9/9)




<Core Design>


Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	PCH(9/9) : GND
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 25 of 103	E

(Blanking)





<Core Design>

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size	Document Number	Rev
A3		-1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 26 of 103	




4 WIRE PWM Fan Control circuit

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L


**Thermal IC Control circuit****T8 H/W Shutdown Control circuit**

Degree	Rset
95	25.5K
90	22.1K
85	18.7K




Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806


<Core Design>

**Digital GND & AUD_AGND**


Tie Analog GND and Digital GND
under codec by a single point



audio ground must be connect to
digital ground with an 80 mil copper
bridge located directly under codec
to prevent ESD latch up.


PC BEEP

Pre-AMP. for External MIC





<Core Design>



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
External MIC Pre-Amp	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 30 of 103



Audio Board + Touch Pad Connector




Speaker Connector



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO Connector	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 31 of 103

CardReader JMicron JMB709



Core Design






Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT4	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>

Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
SD/MS/MMC CONNECTOR		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 33	of 103


USE EFuse No ASF

LAN CHIP-RTL8151FH







LanChip Power


+3.3V_LAN_S5 Rising time
(10%~90%)
Spec >1ms and <100ms




Regout power plane(1D05V)




25MHz Crystal




Isolate Strap Pin



White LED for connectivity and Amber LED for activity located on RJ-45 connector



RJ45 Connector






<Core Design>

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: LAN RJ45	
Size: A3	Document Number: Rev -1
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 35 of 103

Run Power

+5VALW to +5VS Transfer
+3VALW to +3VS Transfer
+1.5VU to +1.5VS Transfer
+V1.05M LAN to +V1.05S Transfer




POK

<Core Design>


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
POK		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 37	of 103

ADP OCP



WWW.AliSaler.Com


Battery Connector



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size A3	Document Number	Rev -1
BATT CONN		
Date: Wednesday, March 14, 2012	Sheet 39	of 103

BQ24736 for CHARGER



Wistron Corporation
215-88 Sec.1, Hsin-Tai Wu Rd., Hsin-chih

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Charger BQ24736


2012 S-Series Richie 13.3


14, 2012 Sheet 40 of 103

[View Details](#) | [Edit](#) | [Delete](#)

TPS51123 for 3V5V









<Core Design>

緯創資通	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL95832 IMVP7-2-3	
Size A3	Document Number
Rev -1	Date: Wednesday, March 14, 2012
Sheet 43 of 103	1



<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL95832 IMVP7-3-3	
Size A3	Document Number
Date: Monday, March 19, 2012	Rev -1
Sheet 44	of 103



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TPS51218_1D05V/1D0V	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 45 of 103

DEEP S3



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UP1561_1D5V&0D75V	
Size A3	Document Number
Rev 1	2012 S-Series Richie 13.3 -1
Date: Wednesday, March 14, 2012	Sheet 46 of 103



<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
1D8V S0	
Size A3	Document Number Rev
2012 S-Series Richie 13.3 -1	
Date: Wednesday, March 14, 2012	Sheet 47 of 103

TPS51461 for VCCSA







<Core Design>

緯創資通		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ISL95870A VCCSA		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 48 of 103	1




CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA



LCD POWER CIRCUIT



LED BACKLIGHT CONVERTER POWER

<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LCD Connector	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 49 of 103





CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_0 = 37.5 \Omega$

CRT RGB


68.00084.B61

2nd = 68.00245.051

3rd = 68.00226.141

Transmission line characteristic
impedance $Z_0 = 50 \Omega$ Transmission line characteristic
impedance $Z_0 = 50 \Omega$ **DDC&Hsync&Vsync**Place these resistors as
the closest components to
connector CRT1


HDMI CONN




<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDMI Level Shifter/Conn	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 51	of 103


(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
(Reserved)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 52 of 103	

Mini-Card--WLAN (Half)



Mini-Card--WWAN





<Core Design>



Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
WWAN MINI SLOT/SIM	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 54 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	65 of 103



ODD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD

Size A3 Document Number

2012 S-Series Richie 13.3

Rev -1

Date: Wednesday, March 14, 2012

Sheet 56 of 103

(Blanking)


<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	(Reserved)	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	57 of 103

(Blanking)



<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	(Reserved)	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	58 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 59 of 103	




SPI Layout Note



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 60 of 103

Right Side USB 2.0 Connector




<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB Power SW	
Size A3	Document Number Rev -1
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 61 of 103




Left Side USB 3.0 Connector



Right Side USB 3.0 Connector




(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 63 of 103	


WWW.AliSaler.Com

Finger Printer Connector



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Finger Print Conn	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 64 of 103

ACCELEROMETER

<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	Document Number
A3	Rev
2012 S-Series Richie 13.3 -1	
Date:	Wednesday, March 14, 2012
Sheet	65 of 103

(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 66 of 103	

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	67 of 103




HDD LED



<Core Design>

Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
LED Control	
Size A3 Document Number 2012 S-Series Richie 13.3	
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 68 of 103

WWW.AliSaler.Com
Keyboard Connector





<Core Design>		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Key Board/Touch Pad		
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 69	of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	70 of 103

24 PIN LPC DEBUG CONN.



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	Document Number
Rev -1	Dubug connector
Date: Wednesday, March 14, 2012	Sheet 71 of 103
2012 S-Series Richie 13.3	1

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 72 of 103	

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	73 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RESERVED	
Size A3	Document Number 2012 S-Series Richie 13.3
	Rev -1
Date: Wednesday, March 14, 2012	Sheet 74 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 75 of 103	

(Blanking)

<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	Reserved	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	76 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TPM	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 77 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 78	of 103

(Blanking)





<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 79 of 103	

(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 80	of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 81 of 103	



Power Button +Quick Lanch board




<Core Design>


Wistron Corporation 緯創資通 <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title	
POWER Button/ DCIN Connector	Rev -1
Size A3	Document Number
Date: Wednesday, March 14, 2012	Sheet B2 of 103

4 PEG_TXP[0..15]

4 PEG_TXN[0..15]





dGPU reset for PX/SG transitions




CONFIGURATION STRAPS

ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWR_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1



<Core Design>





C	R1	R2	R3
120 pF	51 Ω	10 kΩ	1 kΩ

VRAM ID TABLE

MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	MEM_ID VALUE	Vendor & PN	DIE Ver
NC	NC	0	0	0	Samsung(128X16) K4G20325FC-HC04	C
NC	NC	1	0	2	Samsung(128X16) K4G20325PD-P04	D
NC	NC	0	1	1	Hynix(128X16) H5Q2824MF-T2C	M
NC	NC	1	1	3	Hynix(128X16) H5Q2824AFR-T2C	A
NC	NC	0	0	0	Ripida(128X16) EDW203288BG-50-F	B
NC	NC	NC	NC	NC	UMA	

Reserve
1=High
0=Old Die VBIOS 1 Samsung
1=New Die VBIOS 2 Hynix
2=Ripida


VBIOS 3 = Ripida




SEYMORE-PRO-S3-GP

GPU Power ID Table

GPU SIDE	UP1527QD
GPIO_15_PWRCTRL_0	GPIO_20_PWRCTRL_1
0	1V
1	0.9V



CTF setpoint is 118°C, and is programmed during ASIC initialization.



Intel is H_THERMTrip#



SSEL1 (Pin 3) SSEL0 (Pin 7) Spread Percent (%) SCLK (Pin 5)

Lov (VSS) Lov (VSS) Spread Off (% Spread)

Lov (VSS) Lov (VSS) Middle (Floating) -0.5%

Lov (VSS) Lov (VSS) Hgh (VDD) -2.5%

Mid (Floating) Mid (Floating) Lov (VSS) 0.25%


Mid (Floating) Mid (Floating) Mid (Floating) -0.75%

Mid (Floating) Mid (Floating) Hgh (VDD) -1.0%

Hgh (VDD) Hgh (VDD) Lov (VSS) -1.5%

Hgh (VDD) Hgh (VDD) Middle (Floating) -2.0%

Hgh (VDD) Hgh (VDD) High (VDD) -3.0%



Core Design

Wistron Corporation

21F, 88, Sec. 1, Han Tai Wu Rd., Heilong, Taipei Hsin-Chu, Taiwan, R.O.C.


Title GPU DP/LVDS/CRT/GPIO(3/5)

Size A2 Document Number 2012 S-Series Richie 13.3 Rev -1

Date Wednesday, March 14, 2012 Sheet 85 of 103

Page 1 of 1


WWW.AliSaler.Com



PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V VGA


PX_EN# = High, BIF_VDDC = 1V_VGA

	PX_EN	B209A_EN/DEM_VGA	PX_MODE	PX_EN#	PX_EN##	V
Non-BACO	0	1	1	0	1	V
BACO	1	0	0	1	0	1






<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
GPU_DPPWR/GND(5/5)	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 87 of 103






GDDR5 Table

Vendor	Vendor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW1032BBBG-50-F	635930-152



Hynix --> 64M*32






(Blanking)

<Core Design>		
緯創資通	Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved) GPU-VRAM5.6 (3/4)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 90 of 103	


(Blanking)

<Core Design>		
	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved) GPU-VRAM7,8 (4/4)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 91 of 103	

GPU Power ID Table

Thames Pro S3 GDDR5


GPU SIDE	UP1527QQDD	
PWRCTL_0	PWRCTL_1	VGA_CORE
0	0	1V
1	0	0.9V




Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for **VDDR3**, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of **VDDR3** relative to other power rails.
 - The external pull-up resistors on the **DDC/AUX** signals (if applicable) should ramp up before or after both **VDDC** and **VDD_CTI** have ramped up.
 - **VDDC** and **VDD_CTI** should not ramp up simultaneously. For example, **VDDC** should reach 90% before **VDD_CTI** starts to ramp up (or vice versa).
 - For power down, reversing the ramp-up sequence is recommended.


3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



RT9025 for 1V_S0




(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	94 of 103


(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	95 of 103




<Core Design>


Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A3 Document Number Rev -1	
Date: Wednesday, March 14, 2012	Sheet 96 of 103
2012 S-Series Richie 13.3	





<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 98	of 103


S-Series Power Sequence and Reset Signal Timing




<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Power Sequence	Rev -1
Size A3 Document Number	Date: Wednesday, March 14, 2012
Sheet 99 of 103	1

S-Series POWER BLOCK DIAGRAM




S-Series SMBUS BLOCK DIAGRAM



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SMBus Block Diagram	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 101 of 103	

S-Series AUDIO BLOCK DIAGRAM



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	Document Number
Rev -1	Thermal/Audio Block Diagram
Date: Wednesday, March 14, 2012	Sheet 102 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
mSATA		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	103 of 103