


2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH

REV:-1
2012-03-15



DY:No stuff
DIS_PX:Only DIS install
WWW.AliSaler.Com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number 2012 S-Series Richie 13.3		Rev -1
Date: Wednesday, March 14, 2012	Sheet	1 of	103


S-Series Richie Block Diagram

(Muxless)

























GDDR5

GDDR5



Project code:91.4RS01.001
PCB P/N:11241



SYSTEM DC/DC		TPS51461RGER	48
INPUTS	OUTPUTS		
DCBATOUT	+VCCSA		

CPU DC/DC		ISL95832HRTZ	42~44
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE		

SYSTEM DC/DC		TPS51211DSCR	45
INPUTS	OUTPUTS		
DCBATOUT	1D05V_S0		

SYSTEM DC/DC		TPS51123RGER	41
INPUTS	OUTPUTS		
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5		

SYSTEM DC/DC		TPS51216RUKR	46
INPUTS	OUTPUTS		
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3		

GFX DC/DC		ISL95832HRTZ	42~44
INPUTS	OUTPUTS		
DCBATOUT	VCC_GFXCORE		

VGA		UP1527QQDD	92
INPUTS	OUTPUTS		
DCBATOUT	VGA_CORE		

CHARGER		BQ24736RGR	40
INPUTS	OUTPUTS		
AD+ BT+	DCBATOUT		

SYSTEM DC/DC		RT8068AZQWID	47
INPUTS	OUTPUTS		
3D3V_S5	1D8V_S0		

SYSTEM DC/DC		FDMC7696	93
INPUTS	OUTPUTS		
1D5V_S3	1V_VGA_S0		

Switches			
INPUTS	OUTPUTS		
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0		

PCB LAYER			
L1:Top	L5:Vcc		
L2:GND	L6:Signal		
L3:Signal	L7:GND		
L4:Signal	L8:Bottom		

PCB 8 LAYER	
L1: Top	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Signal	
L7: GND	
L8: Bottom	

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size A3 Document Number 2012 S-Series Richie 13.3 Rev -1

Date: Wednesday, March 14, 2012 Sheet 2 of 103

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation. DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms $\pm 5\%$ resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms $\pm 5\%$ series resistor. The PROC_SELECT signal would need a 2.2 kOhms $\pm 5\%$ pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This Signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-k Ω to 10-k Ω pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft strap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed	1
CFG[4]	Display Port Presence strap	1: Disabled - No Physical Display Port attached to Embedded DisplayPort 0: Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1K Ω $\pm 5\%$ resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCC3A 0D75V_S0 VCC_CORE VCC_GFXCORE VGA_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1D5V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
1D5V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

USB 2.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

USB3.0 Table

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

SATA Table

Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
DI1M1 DI1M2 Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SMB_CLK/PCH_SMB_DATA
KBC G781_Thermal IC GPU_Thermal FRO G-Sensor	1001100 0X41 0X52	PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number		Rev
Custom	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 3 of	103

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)


Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

DP Compensation, within 500mil

19 FDI_FSYNC0 >>> J18 FDI0_FSYNC
19 FDI_FSYNC1 >>> J17 FDI0_FSYNC
19 FDI_INT >>> H20 FDI_INT
19 FDI_LSYNC0 >>> J19 FDI0_LSYNC
19 FDI_LSYNC1 >>> H17 FDI0_LSYNC



NOTE: EDP_HPDP
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPDP on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note:1st/2nd/3rd Add in BOM

62.10040.821
1ST = 62.10055.551
2nd = 62.10055.321
3rd = 62.10055.731

PEG Compensation




Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(1/7): DMI/PEG/FDI			
Size	Document Number	Rev	
A3		-1	
2012 S-Series Richie 13.3			
Date: Wednesday, March 14, 2012		Sheet 4 of	103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



IVY BRIDGE PROCESSOR (DDR3)





CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

POWER

GRAPHICS

DDR3 - 1.5V RAILS


SA RAIL

MISC




1.8V RAIL

H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

S3 Power Reduction Circuit Processor VREF_DQ Implementation



M3 - Processor Generated SO-DIMM VREF_DQ




R0801 need be close to pin H23.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(5/7) : GFX/PWR			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet 8 of 103	

IVY BRIDGE PROCESSOR (GND)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(6/7) : GNDSize
A3

Document Number

2012 S-Series Richie 13.3

Rev



-1

Date: Wednesday, March 14, 2012


Sheet 9 of 103

CPU(7/7)


IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap		0:Enable eDP
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port	



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
1-CP CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 11 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 12 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED


Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012Sheet 13 of 103





Layout Note:
Place these Caps near
SO-DIMMB.

Title			
DDR3 SO-DIMM2			
Size	Document Number		Rev
Custom	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 15 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012

Sheet 16 of 103

1

PCH(1/9)



Media




WLAN

LAN

Media

WLAN


LAN



PCH(3/9)

DSWODVREN - On Die DSW VR Enable


HIGH (R1917 STUFFED, R1901 UNSTUFFED)	Enabled (DEFAULT)
LOW (R1901 STUFFED, R1917 UNSTUFFED)	Disabled



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespective.

AMT/ME COMPLIANCY TEST CONN.




<Core Design>

緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
PCH(3/9) : DMI/FDI/PM
Size
A3
Document Number
2012 S-Series Richie 13.3
Date:
Wednesday, March 14, 2012
Sheet
19
of
103
Rev
-1

PCH(4/9)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(4/9) : LVDS/CRT/DDI

Size

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 20 of 103

GPIO Table	
S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

Boot BIOS Strap		
GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)











PCH(5/9)

USB 3.0/2.0 Port Pairing

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3



USB3.0 Table

USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3



USB2.0 Table

USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE








VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA

GDDR5/DDR3 TABLE




20110822SI

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1 (14", 15", 17") DDR3
Rocky U&D (15/17 inches)	1 (14", 15", 17") DDR3



GPIO

NCTF



DMI & FDI Termination Voltage

DF_TVS	SNB: "1"
	IVB: "0"

FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
------------------------	--

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
--------	--

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
PCH(6/9) : GPIO/NCTF/RSVD			
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	22 of 103

PCH(7/9)





PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH(9/9) : GND		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012


PCH XDP

Rev
-1




Sheet 26 of 103




4 WIRE PWM Fan Control circuit



A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




Thermal IC Control circuit



T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K




Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806

<Core Design>



Pre-AMP. for External MIC



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

External MIC Pre-Amp

Size
A3



Document Number

2012 S-Series Richie 13.3



Rev

Date: Wednesday, March 14, 2012

Sheet 30 of 103




Speaker Connector



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AUDIO Connector			
Size A3	Document Number 2012 S-Series Richie 13.3		Rev -1
Date: Wednesday, March 14, 2012	Sheet 31	of 103	

CardReader JMicron JMB709




D3E Detection Table


D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1_CDxN Detection Table

CR1_CDxN		Card Type
1	0	
H	H	(No Card)
H	L	SD Card/MMC
L	H	MemoryStick
L	L	XD Card





Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT3	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#




LanChip Power


+3.3V_LAN_S5 Rising time
(10%~90%)
Spec >1ms and <100ms



60 mils (average 300mA)




Put 4D7U L + 4D7U cap near pin36 <200mils
(2nd = 78.22610.81L)




Using Efuse Without ASF


25MHz Crystal




EEPROM LED OPTION USE '00'
=> LED0 : ACT (Yellow)
=> LED1 : LINK (Green)
(BOTH 10/100 & GIGA CHIP)
(Power down => Kept high)



Isolate Strap Pin





Regout Switch



Run Power

```
+5VALW to +5VS Transfer
+3VALW to +3VS Transfer
+1.5VU to +1.5VS Transfer
+V1.05M LAN to +V1.05S Transfer
```



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Power Plane Enable


2012 S-Series Richie 13.3

Rev

Date: Wednesday, March 14, 2012

Sheet 36 of 103

POK





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			POK	
Size	Document Number	Rev		
A3	2012 S-Series Richie 13.3	-1		
Date:	Wednesday, March 14, 2012	Sheet	37	of 103


ADP OCP






BT+	1	AFTP3901	AFTE14P-GP
BT+	1	AFTP3902	AFTE14P-GP
AB1A_DATA R	1	AFTP3903	AFTE14P-GP
AB1A_CLK R	1	AFTP3904	AFTE14P-GP
MAIN_BAT_DET# C	1	AFTP3905	AFTE14P-GP
OCP_MAIN# C	1	AFTP3906	AFTE14P-GP
GND	1	AFTP3907	AFTE14P-GP
GND	1	AFTP3908	AFTE14P-GP

BQ24736 for CHARGER





TPS51123 for 3V5V

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

TPS51123RGER 5V/3D3V

Size A3 Document Number 2012 S-Series Richie 13.3 Rev -1


Date: Saturday, March 17, 2012 Sheet 41 of 103



«Core Design»

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ISL95832 IMVP7-1/3	
Size	Document Number	2012 S-Series Richie 13.3	
A2		Sheet	42 of 103
Date: Wednesday, March 14, 2012		Rev -1	







<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UP1561 1D5V&0D75V

Size

Document Number


2012 S-Series Richie 13.3 -1

Date _____

Wednesday, March 14, 2012


Sheet 46 of 103

WWW.AliSaler.Com



TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Core Design>






緯創資通 Wistron
21F, 88, Sec.1,
Taipei Hsien 22

5 4 **WWW.AliSaler.Com** 2 1


Title	
ISL95870A VCC	
Size A3	Document Number 2012 S-Series R
Date: Wednesday, March 14, 2012	Sheet 1

CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA



LCD POWER CIRCUIT







LED BACKLIGHT CONVERTER POWER

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD Connector		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 49 of 103


CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_0 = 37.5 \text{ Ohm}$




20120130PV-R



Close to PCH




Close to HDMI Connector



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Level Shifter/Conn		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 51	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 52 of 103





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

WWAN MINI SLOT/SIM

2012 S-Series Richie 13.3

Sheet 54 of 103

Rev	
-----	--

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
2012 S-Series Richie 13.3

Rev
-1



Date: Wednesday, March 14, 2012

Sheet 55 of 103

1



ODD Connector



<Core Design>

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Sheet 57 of 103

Rev
-1

(Blanking)

<Core Design>

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
(Reserved)	
Size	Document Number
A3	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 58 of 103
	Rev
	-1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1


Date: Wednesday, March 14, 2012

Sheet 59 of 103

1

SSID = Flash.ROM


To PCH



R1 closley to SPI ROM side


From BIOS

20120112 PV-R
20120116PV-R




R6 closley to KBC side

SPI Layout Note



SYSTEM SPI ROM Socket



NOTE: SPI signal use GND reference

SPI ROM PART

72.25Q64.F01	W25Q64FVSSIG	WINBOND
72.25Q64.D01	N25Q064A13ESE40F	NUMONYX

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash

Size

Document Number


2012 S-Series Richie 13.3

Rev


-1

Date: Wednesday, March 14, 2012




Sheet 60 of 103



Left Side USB 3.0 Connector



Right Side USB 3.0 Connector



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)




Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 63 of 103




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Finger Print Conn	
Size	Document Number	Rev		
A3	2012 S-Series Richie 13.3	-1		
Date:	Wednesday, March 14, 2012	Sheet	64	of 103

ACCELEROMETER



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012


Sheet 66 of 103

1


(Blanking)

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>Reserved</div>			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet	67 of 103




HDD LED



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED Control	
Title Size A3 Date: Wednesday, March 14, 2012	Document Number 2012 S-Series Richie 13.3 Sheet 68 of 103
Rev -1	



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012



Sheet

70

of

103

24 PIN LPC DEBUG CONN.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 72 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 73 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

RESERVED

Sheet 74 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 75 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 76 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Rev
-1

Sheet 77 of 103

TPM

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 78 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

79

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 80 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size
A3


Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012Sheet 81 of 103




Power Button +Quick Lanch board



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **POWER Button/ DCIN Connector**
Size: A3 Document Number: **2012 S-Series Richie 13.3** Rev: -1
Date: Wednesday, March 14, 2012 Sheet 82 of 103



ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICCC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1



GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1"(PU)	"1"(PU)	"0"(PD)
JTAG_TRST#	"0"(PD)	"1"(PU)	NC
JTAG_TCK	CLK	"1"(PU)	NC
JTAG_TMS	"1"(PU)	"1"(PU)	NC

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size


Document Number

Date: Wednesday, March 14, 2012

Sheet 83 of 103


Rev

103




GDDR3/GDDR5 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



C	R1	R2	R3
120 pF	51 Ω	51 Ω	51 Ω



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	GPU Memory(2/5)		
Size	Document Number	Rev	-1
A3	2012 S-Series Richie 13.3		
Date:	Wednesday, March 14, 2012	Sheet	84 of 103

VRAM ID TABLE

MEM ID3	MEM ID2	MEM ID1	MEM ID0	MEM ID VALUE	Vendor & PN	DIE Ver
NC	NC	0	0	0	Samsung(128K16) K4G02325PC-NC04	C
NC	NC	1	0	2	Samsung(128K16) K4G02325PD-PC04	D
NC	NC	0	1	1	Hynix(128K16) H5GQ2H24MFR-T2C	A
NC	NC	1	1	3	Hynix(128K16) H5GQ2H24MFR-T2C	M
NC	NC	0	0	0	Elpida(128K16) E128W0328880-50-F	B
NC	NC	NC	NC	NC	UMA	



MEM ID3	MEM ID2	MEM ID1	MEM ID0	MEM ID VALUE	Vendor & PN	DIE Ver
NC	NC	0	0	0	Samsung(128K16) K4G02325PC-NC04	C
NC	NC	1	0	2	Samsung(128K16) K4G02325PD-PC04	D
NC	NC	0	1	1	Hynix(128K16) H5GQ2H24MFR-T2C	A
NC	NC	1	1	3	Hynix(128K16) H5GQ2H24MFR-T2C	M
NC	NC	0	0	0	Elpida(128K16) E128W0328880-50-F	B
NC	NC	NC	NC	NC	UMA	

GPU SIDE	UP1527QDD
GPIO_15_PWCNTL_0	GPIO_20_PWCNTL_1
0	0
1	0
0	0.9V


GPU SIDE	UP1527QDD
GPIO_15_PWCNTL_0	GPIO_20_PWCNTL_1
0	0
1	0
0	0.9V

GPU SIDE	UP1527QDD
GPIO_15_PWCNTL_0	GPIO_20_PWCNTL_1
0	0
1	0
0	0.9V


Memory Type	Description
DDR3	27-MHz (± 3.0 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)
GDDR5	27-MHz (± 3.0 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)




LVDS Interface




CTF setpoint is 118°C, and is programmed during ASIC initialization.



SSEL1 (Pin 3)	SSEL0 (Pin 7)	Spread Percent (%)
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%
Low (VSS)	Low (VSS)	-0.5%




File	Document Number
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	2012 S-Series Richie 13.3



	PX_EN	B209A_EN/DEM_VGA	PX_MODE	PX_EN#	PX_EN##	BIF_VDDC
Non-BACO	0	1	1	0	1	VGA_Core
BACO	1	0	0	1	0	1V_VGA

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE

<Core Design>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU POWER(4/5)			
Size	Document Number		Rev
A2		2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 86 of	103





GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW1032BBG-50-F	635930-152




Hynix --> 64M*32



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File	Size	Document Number	Rev
GPU-VRAM1.2 (1/4)	A2	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet	88	of 103



Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24MFR-T2C	72.05224.00U
SAMSUNG	K4G20325FC-HC04	72.20325.00U

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM5,6 (3/4)

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 90 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM7,8 (4/4)

Size
A3


Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 91 of 103

GPU_SIDE		UP1527Q0DD
PWRCNTL_0	PWRCNTL_1	VGA_CORE
0	0	1V
1	0	0.9V




5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplys, except for VDDR3, must fully reach their respective nominal voltages within 20 ns of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other supply rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before VDD and VDDC, and VDD and VDDC should have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V VGA S0



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DISCRETE VGA POWER			
Size	Document Number		Rev				
A2			-1				
2012 S-Series Richie 13.3							
Date: Wednesday, March 14, 2012		Sheet 93		of		103	

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

94

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3


Rev
-1

Date: Wednesday, March 14, 2012

Sheet 95 of 103

1


5V_S5 9 PCS




1D8V_PWR 2 PCS




1V_VGA_S0 2 PCS




1D8V_VGA_S0 2 PCS




VGA_CORE 2 PCS




1D5V_VGA_S0 2 PCS




1D5V_S3 8 PCS




VCCSA 1 PCS




VCC_CORE 4 PCS






1D05V_S0 11 PCS



3D3V_S5 11 PCS



DCBATOUT 21 PCS



<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 98 of 103

S-Series Power Sequence and Reset Signal Timing



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Sequence

Size
A3

Document Number

2012 S-Series Richie 13.3


Rev

-1

Date: Wednesday, March 14, 2012

Sheet 99 of 103

S-Series POWER BLOCK DIAGRAM



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

	Document Number
--	-----------------

2012 S-Series Richie 13.3

IV

Date: Wednesday, March 14, 2012

Sheet 100 of 103

WWW.AliSaler.Com

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SMBUS Block Diagram

2012 S-Series Richie 13.3

2012 S-Series Richie 13 3

14. 2012 Sheet 101 of

Date: Wednesday, March 14, 2012 Sheet 101 of 103

[illegible]

Title			
<i>Thermal/Audio Block Diagram</i>			
Size	Document Number		Rev
A3		2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 102 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 103 of 103