

2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH


REV:-1
2012-03-15

DY:No stuff
DIS_PX:Only DIS install
WWW.AliSaler.Com

<Core Design>	
緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	
Cover Page	
Size A4	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 1 of 103

S-Series Richie Block Diagram

(Muxless)




SYSTEM DC/DC TPS51461RGER 48	CPU DC/DC ISL95832HRTZ 42~44
INPUTS DCBATOUT	OUTPUTS +VCCSA
SYSTEM DC/DC TPS51211DSCR 45	
INPUTS DCBATOUT	OUTPUTS 1D05V_S0
SYSTEM DC/DC TPS51123RGER 41	
INPUTS DCBATOUT	OUTPUTS 5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC TPS51216RUKR 46	
INPUTS DCBATOUT	OUTPUTS 1D5V_S3 0D75V_S0 DDR_VREF_S3
GFX DC/DC ISL95832HRTZ 42~44	
INPUTS DCBATOUT	OUTPUTS VCC_GFXCORE
VGA UP1527QODD 92	
INPUTS DCBATOUT	OUTPUTS VGA_CORE
CHARGER BQ24736RGRR 40	
INPUTS AD+ BT+	OUTPUTS GND DCBATOUT
SYSTEM DC/DC RT8068AZQWID 47	
INPUTS 3D3V_S5	OUTPUTS 1D8V_S0
SYSTEM DC/DC FDMC7696 93	
INPUTS 1D5V_S3	OUTPUTS 1V_VGA_S0
Switches	
INPUTS 1D5V_S3 5V_S5 3D3V_S5	OUTPUTS 1D5V_S0 5V_S0 3D3V_S0
PCB LAYER	
L1: Top	L5: Vcc
L2: GND	L6: Signal
L3: Signal	L7: GND
L4: Signal	L8: Bottom
<Core Design>	
Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 2 of 103	

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

D

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.



C

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

DP Compensation, within 500mil

B

NOTE: EDP_HPD
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.

If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-up resistor on the motherboard.

This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

A

NOTE.

Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note: 1st/2nd/3rd Add in BOM

62.10040.821

1ST = 62.10055.551

2nd = 62.10055.321

3rd = 62.10055.731

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


CPU(1/7): DMI/PEG/FDI

Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		

Date: Wednesday, March 14, 2012


Sheet 4 of 103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



CPU(3/7)


IVY BRIDGE PROCESSOR (DDR3)




<Core Design>


緯創資通	Wistron Corporation
21F, R8, Sec.1, Hsin Tai Wu Rd., Hsichih,	Taipei Hsien 221, Taiwan, R.O.C.
Title	
CPU(3/7) : DDR3	
Size: Custom	Document Number: Custom
Rev: -1	
Date: Wednesday, March 14, 2012	Sheet: 6 of 103

IVY BRIDGE PROCESSOR (POWER)





IVY BRIDGE PROCESSOR (GND)





<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU(6/7) : GND	
Size: A3	Document Number
Rev: -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet: 9 of 103

CPU(7/7)


IVY BRIDGE PROCESSOR (RESERVED)




Display Port Presence Strap	
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed



PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU XDP		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	11 of 103


(Blanking)


<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size	Document Number	Rev
A3		-1
RESERVED		
2012 S-Series Richie 13.3		
Date:	Wednesday, March 14, 2012	Sheet 12 of 103

(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 13 of 103	


<> M_A_DQS#(7:0) 6
 <> M_A_DQS#(0:1) 6
 <> M_A_A[15:0] 6








(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 16 of 103	




PCH(2/9)

PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prescriptive.




<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH(3/9) : DMI/FDI/PM

Size: A3 Document Number: Rev: -1

Date: Wednesday, March 14, 2012 Sheet: 19 of 103

PCH(4/9)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH(4/9) : LVDS/CRT/DDI	
Size A3	Document Number
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 20 of 103

S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0


Boot BIOS Strap		
GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

PCH(5/9)

PCH1E		5 OF 10
BG26	TP1	AY7
B26	TP2	AV7
BH25	TP3	AU3
B116	TP4	BC4
BG16	TP5	AT10
AH38	TP6	BC8
AH3	TP7	
AK43	TP8	
A45	TP9	
C18	TP10	
N30	TP11	
H3	TP12	
AH12	TP13	
AM4	TP14	
AM5	TP15	
X13	TP16	
K24	TP17	
L24	TP18	
AB46	TP19	
AB45	TP20	

RSVD


USB	
Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3




USB2.0 Table

USB	
Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 Conn. 1 Camera
10	USB 2.0 Conn. 2
11	USB 2.0 Conn. 3
12	WWAN
13	FREE


<Core Design>




PCH(7/9)

Wistron Corporation		
緯創資通		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<Core Design>		
Title	PCH(7/9) : PWR1	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 23 of	103

PCH(8/9)




PCH(9/9)




(Blanking)



<Core Design>

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH XDP		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	26 of 103




4 WIRE PWM Fan Control circuit

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L


**T8 H/W Shutdown Control circuit**

Degree	Rset
95	25.5K
90	22.1K
85	18.7K




Layout: PUT U2805 Bottom side and close CPU
PUT R2806 Close U2806


<Core Design>

**Digital GND & AUD_AGND**


Tie Analog GND and Digital GND under codec by a single point



audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.


PC BEEP

Pre-AMP. for External MIC





<Core Design>



Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
External MIC Pre-Amp	
Size A3	Document Number
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 30 of 103



Audio Board + Touch Pad Connector




Speaker Connector



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO Connector	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 31 of 103

CardReader JMicron JMB709



D3E Detection Table


D3E_CPP#	Status
H	D3E mode
L	Normal mode

CR1_CDXN Detection Table

CR1_CDXN	Card Type
1 0	(No Card)
H H	SD Card/MMC
L H	MemoryStick
L L	XD Card

<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Card Reader-JMB 709		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 32 of	103




Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT4	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size	Document Number	Rev
A3		-1
Date: Wednesday, March 14, 2012	Sheet 33 of 103	
SD/MS/MMC CONNECTOR		
2012 S-Series Richie 13.3		

USE EFuse No ASF



LAN CHIP-RTL8151FH



White LED for connectivity and Amber LED for activity located on RJ-45 connector



RJ45 Connector





<Core Design>

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LAN RJ45	
Size A3	Document Number Rev -1
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 35 of 103


Run Power

+5VALW to +5VS Transfer
+3VALW to +3VS Transfer
+1.5VU to +1.5VS Transfer
+V1.05M_LAN to +V1.05S Transfer



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Power Plane Enable	
Size A3	Document Number
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 36 of 103

POK

<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 37 of 103

ADP OCP



WWW.AliSaler.Com


Battery Connector



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BATT CONN	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 39	of 103


BQ24736 for CHARGER





<Core Design>

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Charger BQ24736	
Size A3	Document Number
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 40 of 103










<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL95832 IMVP7-3-3	
Size A3	Document Number
Date: Monday, March 19, 2012	Rev -1
Sheet 44 of 103	



<Core Design>


緯創資通	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TPS51218 1D05V / 1D0V	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 45 of 103

DEEP S3



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UP1561_1D5V&0D75V	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev 1 2012 S-Series Richie 13.3 -1
Sheet 46	of 103




<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
1D8V_S0	
Size A3	Document Number 2012 S-Series Richie 13.3 -1
Date: Wednesday, March 14, 2012	Rev Sheet 47 of 103

TPS51461 for VCCSA




VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Core Design>

緯創資通	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ISL95870A VCCSA	
Size A3	Document Number
Rev -1	Date: Wednesday, March 14, 2012
Sheet 48	of 103



CARMER PINDEFINE

No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-

DISP_OFF#

DISP_OFF# 97

R4905
100KR2J-1-GP
DY

OR4P2R-PAD
20120116PV-R





DMIC_CLK 29.97

DMIC_DATA 29.97


IPEX-CON30-7-GP-U

20.F1093.030


2nd = 20.F2141.030



CAMERA



LCD POWER CIRCUIT



LED BACKLIGHT CONVERTER POWER

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector

Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 49	of 103

CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_o = 37.5 \text{ Ohm}$

CRT RGB






68.00084.B61

2nd = 68.00245.051


3rd = 68.00226.141

Transmission line characteristic
impedance $Z_o = 50 \text{ Ohm}$

Place these resistors as
the closest components to
connector CRT1

Transmission line characteristic
impedance $Z_o = 50 \text{ Ohm}$ **DDC&Hsync&Vsync**


Wistron Corporation			
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT Connector			
Size A3	Document Number 2012 S-Series Richie 13.3	Rev -1	
Date Wednesday, March 14, 2012			
Sheet 50	of 103		




<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDMI Level Shifter/Conn	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 51	of 103


(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
(Reserved)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 52 of 103	

Mini-Card--WLAN (Half)



Mini-Card--WWAN





<Core Design>



Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
WWAN MINI SLOT/SIM	
Size A3	Document Number Rev -1
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 54 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 55 of 103	



ODD Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD

Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		

Date: Wednesday, March 14, 2012

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	57 of 103

(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	58 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 59 of 103	



SSID = Flash.ROM

To PCH




R1 closley to SPI ROM side

From BIOS

**SPI Layout Note**


From KBC



<Core Design>

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Flash		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 60	of 103


Right Side USB 2.0 Connector




<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<Core Design>	
Title	USB Power SW
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 61 of 103
2012 S-Series Richie 13.3	

Left Side USB 3.0 Connector



Right Side USB 3.0 Connector






(Blanking)

<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	(Reserved)	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 63 of 103	


WWW.AliSaler.Com

Finger Printer Connector



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Finger Print Conn	
Size A3	Document Number Rev -1
Date: Wednesday, March 14, 2012	Sheet 64 of 103

ACCELEROMETER

<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	Document Number
A3	Rev
ACCELEROMETER	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	
Sheet 65 of 103	


(Blanking)

<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 66 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	67 of 103




HDD LED



<Core Design>

Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
LED Control	
Size A3 Document Number 2012 S-Series Richie 13.3	
Rev -1	
Date: Wednesday, March 14, 2012	Sheet 68 of 103

WWW.AliSaler.Com
Keyboard Connector




<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Key Board/Touch Pad	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 69 of 103

(Blanking)

<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	(Reserved)	
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	70 of 103

24 PIN LPC DEBUG CONN.



<Core Design>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	Document Number
Rev -1	Dubug connector
Date: Wednesday, March 14, 2012	Sheet 71 of 103
2012 S-Series Richie 13.3	1

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 72 of 103	

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 73 of 103	

(Blanking)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RESERVED	
Size A3	Document Number 2012 S-Series Richie 13.3
	Rev -1
Date: Wednesday, March 14, 2012	Sheet 74 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	75 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 76 of 103	

(Blanking)

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TPM	
Size A3	Document Number
Rev -1	2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 77 of 103

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 78 of 103	

(Blanking)





<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 79 of 103	

(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 80 of 103	


(Blanking)

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 81 of 103	



	KBC pin 120 BAT_GRNLED#	KBC pin 113 AMBER_BATLED#
Amber	High	Low
White	Low	High
LED OFF	Low	Low

Power Button +Quick Lanch board



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		POWER Button/ DCIN Connector
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
Sheet B2 of 103		1



4 PEG_TXP[0..15]

4 PEG_TXN[0..15]


**dGPU reset for PX/SG transitions****CONFIGURATION STRAPS**

ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWR_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1



<Core Design>




C	R1	R2	R3
120 pF	51 Ω	10 kΩ	1 kΩ

VRAM ID TABLE


MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	MEM_ID VALUE	Vendor & PN	DIE Ver
NC	NC	0	0	0	Samsung(128X16) K4G20325FC-HC04	C
NC	NC	1	0	2	Samsung(128X16) K4G20325PD-P04	D
NC	NC	0	1	1	Hynix(128X16) H5Q224MFZ-T2C	M
NC	NC	1	1	3	Hynix(128X16) H5Q224AFR-T2C	A
NC	NC	0	0	0	Elpida(128Mx16) EDW203288BQ-50-F	B
NC	NC	NC	NC	NC	UMA	

Reserve
1=High
0=Old Die VBIOS 1: Samsung
1=New Die VBIOS 2: Hynix
2=Elpida

Resistor for
MEM_ID2/MEM_ID3




LVDS Interface





GPU Power ID Table

GPU SIDE	UP1527QD
GPIO_15_PWRCTRL_0	GPIO_20_PWRCTRL_1
0	1V
1	0.9V




CTF setpoint is 118°C, and is programmed during ASIC initialization.




Recommended Clock-Input Configurations

Memory Type	Description
DDR3	27-MHz (\pm 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN1, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)



PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V_VGA

84.2N702.J31
2nd = 84.07002.W31
3rd = 84.0702.W31





<Core Design>



Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
GPU_DPPWR/GND(5/5)	
Size A3	Document Number
Rev -1	
2012 S-Series Richie 13.3	
Date: Wednesday, March 14, 2012	Sheet 87 of 103



GDDR5 Table

Vendor	Vendor Part	Part Number
HYNIX	H5GQ2H24A4FR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW1032BBBG-50-F	635930-152





(Blanking)

<Core Design>		
緯創資通	Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved) GPU-VRAM5.6 (3/4)		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 90 of 103	


(Blanking)

<Core Design>		
緯創資通	Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved) GPU-VRAM7,8 (4/4)		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	91 of 103

GPU Power ID Table

Thames Pro S3 GDDR5

GPU SIDE	UP1527QQDD	
PWRCTL_0	PWRCTL_1	VGA_CORE
0	0	1V
1	0	0.9V



<Core Design>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VGA_ISL95870	
Size A3	Document Number Rev -1
Date: Monday, March 19, 2012	Sheet 92 of 103

5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CCT have ramped up.
- VDDC and VDD_CCT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CCT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.


3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



RT9025 for 1V_S0






(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		Date: Wednesday, March 14, 2012
	Sheet 94 of 103	

(Blanking)


<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A3	Document Number	Rev -1
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet	95 of 103





<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size A3	Document Number	Rev -1
Change History		
2012 S-Series Richie 13.3		
Date: Wednesday, March 14, 2012	Sheet 98 of 103	


S-Series Power Sequence and Reset Signal Timing



<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Power Sequence	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 99	of 103

S-Series POWER BLOCK DIAGRAM



<Core Design>		
緯創資通	Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Power Block Diagram		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 100 of 103	


S-Series SMBUS BLOCK DIAGRAM




<Core Design>

緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<Core Design>		
SMBUS Block Diagram		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 101 of 103	

S-Series AUDIO BLOCK DIAGRAM




AUDIO CODEC
IDT92HD87



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal/Audio Block Diagram	
Size A3	Document Number
Date: Wednesday, March 14, 2012	Rev -1
Sheet 102 of 103	

(Blanking)

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title mSATA		
Size A3	Document Number	Rev -1
Date: Wednesday, March 14, 2012	Sheet 103 of 103	