

# Compal Confidential

Intel MB Schematic Document

2019 OMEN 17.3" Santorini

FPC72 LA-H492PR01

Date : 2018/09/28

Version: v0.1

15.6": FPC54 LA-H481PR(N17)  
LA-H482P(N18)  
17" : FPC72 LA-H491P(N17)  
FPC72 LA-H492P(N18)


(Modified&Ref from: 01."DPF50\_LA-F842PR1A\_201800411(PPAV)")  
02.GPU:"DPF50\_LA-F863PR01\_180723(PPAV)"  
03.GPU reference:"EH78F\_LA-G161PR01\_0810")

15" to 17" different:  
01. Add SSD#2  
02. Combo HP Jack to separated MIC jack  
03. J1MM2 to STD. revision.  
04. Screw Location  
05. BATT from SMT to DIP  
06. ACIN CONN  
07. GPU Core from 6phase to 4phase

WWW.ALISALER.COM

| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date   | 2018/09/07 | Deciphered Date    | 2020/09/07 | Title                    | Cover Page                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|   |            |                    |            | Custom                   | v0.1                       |
|   |            |                    |            | Date                     | Friday, September 28, 2018 |
|   |            |                    |            | Sheet                    | 1 of 100                   |

N18E-G3: TGP:150 W / TDP:120 W / Memory TDP:17 W  
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W  
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W  
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W  
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W  
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W



Board ID Table for AD channel

| Vcc                     | 3.3V +/- 1% |                         |                         |                         |             |
|-------------------------|-------------|-------------------------|-------------------------|-------------------------|-------------|
| Ra                      | 100K +/- 1% |                         |                         |                         |             |
| Board ID / PCB Revision | Rb          | V <sub>AD_BTD_min</sub> | V <sub>AD_BTD_TYP</sub> | V <sub>AD_BTD_Max</sub> | EC AD3      |
| 0 --> 0.1               | 33K +/- 1%  | 0.807 V                 | 0.819 V                 | 0.831 V                 | 0x3B - 0x45 |
| 1 --> 0.2               | 43K +/- 1%  | 0.978 V                 | 0.992 V                 | 1.006 V                 | 0x46 - 0x54 |
| 2 --> 0.3               | 56K +/- 1%  | 1.169 V                 | 1.185 V                 | 1.200 V                 | 0x55 - 0x64 |
| 3 --> 0.4               | 75K +/- 1%  | 1.398 V                 | 1.414 V                 | 1.430 V                 | 0x65 - 0x76 |
| 4 --> 0.5               |             |                         |                         |                         |             |
| 5 --> 0.6               |             |                         |                         |                         |             |
| 6 --> 0.7               |             |                         |                         |                         |             |
| 7 --> 0.8               |             |                         |                         |                         |             |
| 8 --> 0.9               |             |                         |                         |                         |             |
| 9 --> 1.0               |             |                         |                         |                         |             |
| 10 --> 1.1              |             |                         |                         |                         |             |
| 11 --> 1.2              |             |                         |                         |                         |             |
| 12 --> 1.3              |             |                         |                         |                         |             |
| 13 --> 1.4              |             |                         |                         |                         |             |
| 14 --> 1.5              |             |                         |                         |                         |             |
| 15 --> 1.6              |             |                         |                         |                         |             |
| 16 --> 1.7              |             |                         |                         |                         |             |
| 17 --> 1.8              |             |                         |                         |                         |             |
| 18 --> 1.9              |             |                         |                         |                         |             |
| 19 --> 2.0              |             |                         |                         |                         |             |

BOM Structure Table (1/2)

| Function        | Stuff           | Un-Stuff |
|-----------------|-----------------|----------|
| CFL-H SKU       | CFL_H@          |          |
| DGPU SKU        | DIS@            |          |
| VRAM STRAP/3G   | 3G@             |          |
| VRAM STRAP/6G   | 6G@             |          |
| UMA             | UMA@            |          |
| DIS             | DIS@            |          |
| eSPI I/F        | ESPI@           | LPC@     |
| TPM 9665        | 9665@           | @9665@   |
| TPM 9670        | 9670@           | @9670@   |
| CNVI            | CNVI@           | @CNVI@   |
| EMI Components  | EMI@<br>VGAEMI@ | @EMI@    |
| ESD Components  | ESD@            | @ESD@    |
| RF Components   | RF@             | @RF@     |
| XDP             | XDP@            |          |
| ME Connector    | CONN@           |          |
| STANDOFF        | STD@            |          |
| For Signal Test | MP@             |          |
| VGA POWER SKU   | VGA@            |          |

HSIO Port Table(PCH)

| HSIO Port | Capable                 | USB3.0 | PCIE | SATA | Device          | PCIE CLK&CLKREQ | NOTE |
|-----------|-------------------------|--------|------|------|-----------------|-----------------|------|
| 0         | USB3.1_1 Gen1/Gen2      | 1      |      |      | USB3.1 Port 1   |                 |      |
| 1         | USB3.1_2 Gen1/Gen2      | 2      |      |      | USB3.1 Port 2   |                 |      |
| 2         | USB3.1_3 Gen1/Gen2      | 3      |      |      | USB3.1 Port 3   |                 |      |
| 3         | USB3.1_4 Gen1/Gen2      | 4      |      |      | USB Type-C Port |                 | TBT  |
| 4         | USB3.1_5 Gen1           | 5      |      |      |                 |                 |      |
| 5         | USB3.1_6 Gen1           | 6      |      |      |                 |                 |      |
| 6         | USB3.1_7 Gen1           | 7      |      |      |                 |                 |      |
| 7         | USB3.1_8 Gen1           | 8      |      |      |                 |                 |      |
| 8         | HM370 disable           |        |      |      |                 |                 |      |
| 9         | HM370 disable           |        |      |      |                 |                 |      |
| 10        | / GbE                   |        |      |      |                 |                 |      |
| 11        | HM370 disable           |        |      |      |                 |                 |      |
| 12        | HM370 disable           |        |      |      |                 |                 |      |
| 13        | HM370 disable           |        |      |      |                 |                 |      |
| 14        | PCIE_9 / GbE            |        | 9    |      |                 |                 |      |
| 15        | PCIE_10                 |        | 10   |      |                 |                 |      |
| 16        | PCIE_11 / SATA_0A       |        | 11   | 0    | SSD-1           | CLK2 & CLKREQ#2 |      |
| 17        | PCIE_12 / GbE / SATA_1A |        | 12   | 1    |                 |                 |      |
| 18        | PCIE_13 / GbE / SATA_0B |        | 13   | 0    | HDD             |                 |      |
| 19        | PCIE_14 / SATA_1B       |        | 14   | 1    | Ethernet        | CLK5 & CLKREQ#5 |      |
| 20        | PCIE_15                 |        | 15   |      | Card Reader     | CLK3 & CLKREQ#3 |      |
| 21        | PCIE_16                 |        | 16   |      | WLAN            | CLK1 & CLKREQ#1 |      |
| 22        | PCIE_17 / SATA_4        |        | 17   | 4    |                 |                 |      |
| 23        | PCIE_18 / SATA_5        |        | 18   | 5    | Thunderbolt     | CLK0 & CLKREQ#0 |      |
| 24        | PCIE_19                 |        | 19   |      |                 |                 |      |
| 25        | PCIE_20                 |        | 20   |      |                 |                 |      |
| 26        | PCIE_21                 |        | 21   |      |                 |                 |      |
| 27        | PCIE_22                 |        | 22   |      |                 |                 |      |
| 28        | PCIE_23                 |        | 23   |      |                 |                 |      |
| 29        | PCIE_24                 |        | 24   |      | SSD-2 or Optane | CLK6 & CLKREQ#6 |      |

Load BOM Option Table

| BOM Number  | Load BOM Option   |
|-------------|---|
| 431AAN32L01 | 3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNCT@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@ |
| 431AAN32L01 | 3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNCT@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@ |

HSIO Port Table(CPU)

| HSIO Port | Device     | PCIE CLK&CLKREQ | HPD           |
|-----------|------------|-----------------|---------------|
| PEG       | DGPU (DIS) | CLK4 & CLKREQ#4 |               |
| DDI1      | ---        |                 |               |
| DDI2      | ---        |                 |               |
| DDI3      | ---        |                 |               |
| eDP       | ---        |                 | PCH_EDP_HPD_R |

Power State

| STATE                | SIGNAL | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +V  | +VS | Clock |
|----------------------|--------|---------|---------|---------|-------|-----|-----|-------|
| S0 (Full ON)         |        | HIGH    | HIGH    | HIGH    | ON    | ON  | ON  | ON    |
| S3 (Suspend to RAM)  |        | LOW     | HIGH    | HIGH    | ON    | ON  | OFF | OFF   |
| S4 (Suspend to Disk) |        | LOW     | LOW     | HIGH    | ON    | OFF | OFF | OFF   |
| S5 (Soft OFF)        |        | LOW     | LOW     | LOW     | ON    | OFF | OFF | OFF   |

PCH SMBUS Address Table

| PCH_SMBUS Net Name          | Power Rail   | Device    | Address (7 bit) | Address (8bit) |      |
|-----------------------------|--------------|-----------|-----------------|----------------|------|
|                             |              |           |                 | Write          | Read |
| PCH_SMBCLK<br>PCH_SMBDATA   | +3V_PCH_PRIM | JDIMM1    | 0X50            | 0XA0           | 0XA1 |
|                             |              | JDIMM2    | 0X52            | 0XA4           | 0XA5 |
|                             |              | TOUCH PAD |                 |                |      |
| PCH_SML0CLK<br>PCH_SML0DATA | +3V_PCH_PRIM | NA        |                 |                |      |
| PCH_SML1CLK<br>PCH_SML1DATA | +3V_PCH_PRIM | EC        | TBC             | TBC            | TBC  |
|                             |              | GPU       | 0x4F            | 0X9E           | 0X9F |

EC SMBUS Address Table

| EC_SMBUS Port | Power Rail | Device       | Address (7 bit) | Address (8bit) |      |
|---------------|------------|--------------|-----------------|----------------|------|
|               |            |              |                 | Write          | Read |
| SMBUS Port1   | +3V_SMBUS  | BAT          | 0x16            | TBC            | TBC  |
|               |            | CHGR         | 0x09            | 0x12           | 0x13 |
|               |            | G-Sensor     | 0x29            | 0x52           | 0x53 |
| SMBUS Port2   | +3VL       | PCH          | TBC             |                |      |
|               |            | GPU          | 0x4F            | 0X9E           | 0X9F |
|               |            | THERMAL      | 0x48            | 0X90           | 0x91 |
|               |            | PD (Default) | 0x38            | 0X70           | 0x71 |
|               |            | Type-C MUX   | 0x10            | 0X20           | 0x21 |
|               |            |              | 0x11            | 0X22           | 0x23 |

I2C Address Table

| I2C Port               | Power Rail   | Device | Address (7 bit) | Address (8bit) |      |
|------------------------|--------------|--------|-----------------|----------------|------|
|                        |              |        |                 | Write          | Read |
| I2C_0_SCL<br>I2C_0_SDA | +3V_PCH_PRIM |        |                 |                |      |
| I2C_1_SCL<br>I2C_1_SDA | +3VS         |        |                 |                |      |
|                        |              |        |                 |                |      |
|                        |              |        |                 |                |      |
|                        |              |        |                 |                |      |
|                        |              |        |                 |                |      |

Voltage Rails

| Power Plane           | Description                                 | S0     | S0ix   | S3     | S4/S5  | DS3 |
|-----------------------|---|--------|--------|--------|--------|-----|
| VIN                   | Adapter power supply                        | N/A    | N/A    | N/A    | N/A    | N/A |
| BATT+                 | Battery power supply                        | N/A    | N/A    | N/A    | N/A    | N/A |
| +19VB                 | AC or battery power rail for power circuit  | N/A    | N/A    | N/A    | N/A    | N/A |
| +VCC_CORE             | Core voltage for CPU                        | ON     | OFF    | OFF    | OFF    | OFF |
| +VCC_SA               | System Agent voltage Supply                 | ON     | OFF    | OFF    | OFF    | OFF |
| +VCC_GT/+VCC_GTX      | Sliced graphics power rail                  | ON     | OFF    | OFF    | OFF    | OFF |
| +0.6VS_VTT            | DDR +0.6VS power rail for DDR terminator    | ON     | OFF    | OFF    | OFF    | OFF |
| +VCC_EOPIO/+VCC_EDRAM | Processor EOPIO/EDRAM supply                | ON     | OFF    | OFF    | OFF    | OFF |
| +1.05VALW             | System +1.0V power rail                     | ON     | ON     | ON     | ON*    | OFF |
| +0.95VS_VCCIO         | +1.0VS IO power rail                        | ON     | ON     | OFF    | OFF    | OFF |
| +1.05V_VCCMPHY        | +1.0V power for PCH MODPHY rails            | ON/OFF | ON/OFF | ON/OFF | ON/OFF | OFF |
| +0.95VS_DGPU          | +0.95VS power rail for GPU                  | ON     | OFF    | OFF    | OFF    | OFF |
| +1.2V_VDDQ            | DDR4 +1.2V power rail                       | ON     | ON     | ON     | OFF    | ON  |
| +1.5VS_MEM_GFX        | +1.5VS power rail for GPU/VRAM              | ON     | OFF    | OFF    | OFF    | OFF |
| +1.8VALW              | System +1.8V power rail                     | ON     | ON     | ON     | ON*    | OFF |
| +1.8VS                | System +1.8VS power rail                    | ON     | ON     | OFF    | OFF    | OFF |
| +1.8VGS               | +1.8VS power rail for GPU                   | ON     | OFF    | OFF    | OFF    | OFF |
| +2.5V                 | DDR4 +2.5Vpp power rail                     | ON     | ON     | ON     | OFF    | ON  |
| +3VALW                | System +3VALW always on power rail          | ON     | ON     | ON     | ON*    | ON  |
| +3VALW                | +3VALW power for PCH suspend rails          | ON     | ON     | ON     | ON*    | ON  |
| +3VALW_DSW            | +3VALW power for PCH DSW rails              | ON     | ON     | ON     | ON*    | ON  |
| +3VLP                 | +19VB to +3VLP power rail for suspend power | ON     | ON     | ON     | ON     | ON  |
| +3VS                  | System +3VS power rail                      | ON     | ON     | OFF    | OFF    | OFF |
| +3VGS                 | +3VS power rail for GPU                     | ON     | OFF    | OFF    | OFF    | OFF |
| +5VALW                | System +5VALW power rail                    | ON     | ON     | ON     | ON*    | ON  |
| +5VS                  | System +5VS power rail                      | ON     | ON     | OFF    | OFF    | OFF |
| +3VL_RTC              | RTC power                                   | ON     | ON     | ON     | ON     | ON  |

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

WWW.ALISALER.COM







G3->S0

S0->S3


S3 ->S0

S0->S5




OMEN: TR DDI input from GPU for DP v1.4

OMEN eDP Output from GPU




# CHANNEL-A

## Interleaved Memory



# CHANNEL-B

## Interleaved Memory






To DGPU  
PEG Lane Reversed

To DGPU  
PEG Lane Reversed

from PCH DMI[0:3]: RX

to PCH DMI[0:3]: TX











from/to CPU DMI[0:3]:RX/TX

| Flex I/O Lane | HM370               |    |               |
|---------------|---------------------|----|---------------|
| 0             | USB3.1 Gen1/Gen2    | 22 | PCIe*, SATA 4 |
| 1             | USB3.1 Gen1/Gen2    | 23 | PCIe*, SATA 5 |
| 2             | USB3.1 Gen1/Gen2    | 24 | PCIe*         |
| 3             | USB3.1 Gen1/Gen2    | 25 | PCIe*         |
| 4             | USB3.1 Gen1         | 26 | PCIe*         |
| 5             | USB3.1 Gen1         | 27 | PCIe*         |
| 6             | USB3.1 Gen1         | 28 | PCIe*         |
| 7             | USB3.1 Gen1         | 29 | PCIe*         |
| 8             | N/A                 |    |               |
| 9             | N/A                 |    |               |
| 10            | GBE                 |    |               |
| 11            | N/A                 |    |               |
| 12            | N/A                 |    |               |
| 13            | N/A                 |    |               |
| 14            | PCIe*, GBE          |    |               |
| 15            | PCIe*               |    |               |
| 16            | PCIe*, SATA 0A      |    |               |
| 17            | PCIe*, GBE, SATA 1A |    |               |
| 18            | PCIe*, GBE, SATA 0B |    |               |
| 19            | PCIe*, SATA 1B      |    |               |
| 20            | PCIe*               |    |               |
| 21            | PCIe*               |    |               |

PCIe Port 5

PIR3.3

571182-CN-L-PCH-H-EDS-Rev2p2 P.198

Figure 26-1. Supported PCI Express\* Link Configurations

| PCH-H Details   |         | PCIe* Controller #1 |      |      |      | PCIe* Controller #2 |      |                |      | PCIe* Controller #3<br>Cycle Router #1 |      |             |    | PCIe* Controller #4 |       |             |       | PCIe* Controller #5<br>Cycle Router #3 |       |             |       | PCIe* Controller #6<br>Cycle Router #2 |       |             |       |          |  |  |  |
|-----------------|---------|---------------------|------|------|------|---------------------|------|----------------|------|--|------|-------------|----|---------------------|-------|-------------|-------|--|-------|-------------|-------|--|-------|-------------|-------|----------|--|--|--|
| Flex I/O Lane # |         | 6                   | 7    | 8    | 9    | 10                  | 11   | 12             | 13   | 14                                     | 15   | 16          | 17 | 18                  | 19    | 20          | 21    | 22                                     | 23    | 24          | 25    | 26                                     | 27    | 28          | 29    |          |  |  |  |
| PCIe* Lane #    |         | 1                   | 2    | 3    | 4    | 5                   | 6    | 7              | 8    | 9                                      | 10   | 11          | 12 | 13                  | 14    | 15          | 16    | 17                                     | 18    | 19          | 20    | 21                                     | 22    | 23          | 24    |          |  |  |  |
| HM370           | 1x4     |                     |      |      |      |                     |      |                |      | RP 9 SSD1                              |      |             |    | RP 13               |       |             |       | SSD2                                   |       |             |       | RP 17                                  |       |             |       | TR RP 21 |  |  |  |
|                 | 1x4 LR  |                     |      |      |      |                     |      |                |      | RP 9                                   |      |             |    | RP 13               |       |             |       | RP 17                                  |       |             |       | RP 21                                  |       |             |       |          |  |  |  |
|                 | 2x2     |                     |      |      |      |                     |      |                |      | RP 9                                   |      | RP 11       |    | RP 13               |       | RP 15       |       | RP 17                                  |       | RP 19       |       | RP 21                                  |       | RP 23       |       |          |  |  |  |
|                 | 1x2+2x1 |                     |      |      |      |                     |      |                |      | RP 9                                   |      | RP 11 RP 12 |    | RP 13               |       | RP 15 RP 16 |       | RP 17                                  |       | RP 19 RP 20 |       | RP 21                                  |       | RP 23 RP 24 |       |          |  |  |  |
|                 | 2x1+1x2 |                     |      |      |      |                     |      |                |      | RP 12                                  |      | RP 9        |    | RP 16 RP 15         |       | RP 13       |       | RP 20                                  |       | RP 19       |       | RP 17                                  |       | RP 24 RP 23 |       |          |  |  |  |
| HM375           | 4x1     |                     |      |      |      |                     |      |                |      | RP 9 RP 10                             |      | RP 11 RP 12 |    | RP 13 RP 14         |       | RP 15 RP 16 |       | RP 17                                  |       | RP 18       |       | RP 19                                  |       | RP 20       |       |          |  |  |  |
|                 | 1x4     |                     |      |      |      | RP 5                |      |                |      | RP 9                                   |      |             |    | RP 13               |       |             |       | RP 17                                  |       |             |       | RP 21                                  |       |             |       |          |  |  |  |
|                 | 1x4 LR  |                     |      |      |      | RP 5                |      |                |      | RP 9                                   |      |             |    | RP 13               |       |             |       | RP 17                                  |       |             |       | RP 21                                  |       |             |       |          |  |  |  |
|                 | 2x2     |                     |      |      |      | RP 5                |      | RP 7           |      | RP 9                                   |      | RP 11       |    | RP 13               |       | RP 15       |       | RP 17                                  |       | RP 19       |       | RP 21                                  |       | RP 23       |       |          |  |  |  |
|                 | 1x2+2x1 |                     |      |      |      | RP 5                |      | RP 6 RP 8      |      | RP 9                                   |      | RP 11 RP 12 |    | RP 13               |       | RP 15 RP 16 |       | RP 17                                  |       | RP 19       |       | RP 20                                  |       | RP 21       |       |          |  |  |  |
| QM370           | 2x1+1x2 |                     |      |      |      | RP 8 RP 7           |      | RP 5           |      | RP 12 RP 11                            |      | RP 9        |    | RP 16 RP 15         |       | RP 13       |       | RP 20                                  |       | RP 19       |       | RP 17                                  |       | RP 24 RP 23 |       |          |  |  |  |
|                 | 4x1     |                     |      |      |      | RP 5                |      | RP 6 RP 7 RP 8 |      | RP 9 RP 10                             |      | RP 11 RP 12 |    | RP 13 RP 14         |       | RP 15 RP 16 |       | RP 17                                  |       | RP 18       |       | RP 19                                  |       | RP 20       |       |          |  |  |  |
|                 | 1x4     |                     | RP 1 |      |      | RP 5                |      |                |      | RP 9                                   |      |             |    | RP 13               |       |             |       | RP 17                                  |       |             |       | RP 21                                  |       |             |       |          |  |  |  |
|                 | 1x4 LR  |                     | RP 1 |      |      | RP 5                |      |                |      | RP 9                                   |      |             |    | RP 13               |       |             |       | RP 17                                  |       |             |       | RP 21                                  |       |             |       |          |  |  |  |
|                 | 2x2     |                     | RP 1 |      | RP 3 |                     | RP 5 |                | RP 7 | RP 9                                   |      | RP 11       |    | RP 13               |       | RP 15       |       | RP 17                                  |       | RP 19       |       | RP 21                                  |       | RP 23       |       |          |  |  |  |
| CM246           | 1x2+2x1 |                     | RP 1 |      | RP 3 |                     | RP 5 |                | RP 7 | RP 9                                   |      | RP 11       |    | RP 13               |       | RP 15       |       | RP 17                                  |       | RP 19       |       | RP 21                                  |       | RP 23       |       |          |  |  |  |
|                 | 2x1+1x2 |                     | RP 1 |      | RP 3 |                     | RP 4 |                | RP 5 | RP 7                                   |      | RP 8        |    | RP 9                |       | RP 11       |       | RP 12                                  |       | RP 13       |       | RP 15                                  |       | RP 16       |       |          |  |  |  |
|                 | 4x1     |                     | RP 1 | RP 2 | RP 3 | RP 4                |      | RP 5           | RP 6 | RP 7                                   | RP 8 |             |    | RP 9                | RP 10 | RP 11       | RP 12 | RP 13                                  | RP 14 | RP 15       | RP 16 | RP 17                                  | RP 18 | RP 19       | RP 20 |          |  |  |  |
|                 |         |                     |      |      |      |                     |      |                |      |  |      |             |    |                     |       |             |       |  |       |             |       |  |       |             |       |          |  |  |  |
|                 |         |                     |      |      |      |                     |      |                |      |  |      |             |    |                     |       |             |       |  |       |             |       |  |       |             |       |          |  |  |  |





The 30 HSIO lanes on PCH-H supports the following configurations:

- Up to 24 PCIe\* Lanes
  - A maximum of 16 PCIe\* Ports (or devices) can be enabled
  - When a GBE Port is enabled, the maximum number of PCIe\* Ports (or devices) that can be enabled reduces based off the following:
    - Max PCIe\* Ports (or devices) = 16 - GBE (0 or 1)
  - PCIe\* Lanes 1-4 (PCIe\* Controller #1), 5-8 (PCIe\* Controller #2), 9-12 (PCIe\* Controller #3), 13-16 (PCIe\* Controller #4), 17-20 (PCIe\* Controller #5), and 21-24 (PCIe\* Controller #6) can be individually configured
- Up to 6 SATA Lanes
  - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 GbE Lanes
  - A maximum of 1 GbE Port (or device) can be enabled
  - Supports up to 3 Remapped (Intel Rapid Storage Technology) PCIe\* storage devices
- Up to 4 PCIe\* NVMe SSDs
  - x2 Intel Optane\* Memory Device
- See the "PCI Express\* (PCIe\*)" chapter for the PCH PCIe\* Controllers, configurations, and lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
- For unused SATA/PCIe\* Combo Lanes, Flex I/O Lanes that can be configured as PCIe\* or SATA, the lanes must be statically assigned to SATA or PCIe\* via the SATA/PCIe\* Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel Flash Image Tool (FIT) tool.


| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date   | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | PCH(1/8)DMI/PCIe/USB2      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Size                     | Document Number            |
|   |            |                    |            | Custom                   | FPC54 LA-H482P             |
|   |            |                    |            | Date                     | Friday, September 28, 2018 |
|   |            |                    |            | Sheet                    | 14 of 100                  |
|   |            |                    |            | Rev                      | v0.1                       |

WWW.ALISALER.COM


PCH-H XTAL\_IN/OUT POR is 24MHz for 571697\_CN1\_MQW\_WW16\_2017.pdf





This signal has a weak internal pull-down.  
0 = 38.4/19.2MHz XTAL frequency selected.  
1 = 24MHz XTAL frequency selected. (DDX03)  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.



The signal has a weak internal pull-down  
0 = VCCPSPI is connected to 3.3V rail  
1 = VCCPSPI is connected to 1.8V rail  
Note: If VCCPSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os






An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.  
Pulled down by CRF CNV1\_RGI\_DT pin




No support S91X

<52> CNV\_BRI\_PTX\_DRX  
<52> CNV\_BRI\_PRX\_DTX  
<52> CNV\_RGI\_PTX\_DRX  
<52> CNV\_RGI\_PRX\_DTX

CNV\_BRI\_PTX\_DRX  
CNV\_BRI\_PRX\_DTX  
CNV\_RGI\_PTX\_DRX  
CNV\_RGI\_PRX\_DTX  
GPP\_J9




| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date   | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | PCH(2/8)CLK/CNV1           |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Size                     | Document Number            |
|   |            |                    |            | Custom                   | FPC54 LA-H482P             |
|   |            |                    |            | Date                     | Friday, September 28, 2018 |
|   |            |                    |            | Sheet                    | 15 of 100                  |
|   |            |                    |            | Rev                      | v0.1                       |



WWW.ALISALER.COM

|   |                            |                    |                |                          |      |
|---|----------------------------|--------------------|----------------|--------------------------|------|
| Security Classification   |                            | Compal Secret Data |                | Title                    |      |
| Issued Date   | 2017/07/24                 | Deciphered Date    | 2018/08/24     | Compal Electronics, Inc. |      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                            |                    |                | PCH(3/8)DDC/SPI          |      |
| Size  | Custom                     | Document Number    | FPC54 LA-H482P | Rev                      | v0.1 |
| Date:   | Friday, September 28, 2018 | Sheet              | 16             | of                       | 100  |














**571182-CNL-PCCH-H-EDS-RevZp2**

**Figure 26-1. Supported PCI Express® Link Configurations**

FOR Jefferson Peak RESET pin is glitch free, it is recommended that a pull-down resistor of 75K ohm on GPP\_D5(CNV\_RF\_RESET#)










SCI capability is available on all GPIOs  
PCH GPIOs that can be routed to generate SMI# or NMI:  
• GPP\_B14, GPP\_B20, GPP\_B23  
• GPP\_C123:221  
• GPP\_D14:0  
• GPP\_E16:0  
• GPP\_I13:0  
• GPP\_G17:0 (support SMI# only).

The voltage of all GPIO pads in each GPP group is determined by the voltage supplied to the group (either 3.3V or 1.8V) except for GPP\_I and GPP\_Group, (which are 3.3V only), and GPP\_J group (which is 1.8V only).

All GPIOs have programmable internal pull-up/pull-down resistors which are off by default.


The internal pull-up/pull-down resistors are each 10K Ohms and are controlled by BIOS programming.






For Debug Port80/RMT/MMA


WWW.ALISALER.COM

|  |  |  |  |                             |  |
|--|--|--|--|-----------------------------|--|
| Security Classification  |  | Compal Secret Data   |  | Compal Electronics, Inc.    |  |
| Issued Date  |  | Deciphered Date  |  | PCH(6/8)GPIO/I2C/UART/STRAP |  |
| 2017/07/24   |  | 2018/08/24   |  | FPC54 LA-H482P              |  |
| This drawing is the property of Compal Electronics, Inc. and contains confidential information. It is not to be distributed outside of the company without prior written consent of Compal Electronics, Inc. |  | This drawing is the property of Compal Electronics, Inc. and contains confidential information. It is not to be distributed outside of the company without prior written consent of Compal Electronics, Inc. |  | Rev v0.1                    |  |
| Date:  |  | Friday, September 28, 2018   |  | Sheet 19 of 100             |  |









PGM-08866-001\_v04

Table 13. Power Monitoring with OnSemi OVR-M

| GPU                       | Component Values |         |       |       |        |
|---------------------------|------------------|---------|-------|-------|--------|
|                           | R954             | R924    | R977  | R923  | R950   |
| N18E-G3,<br>N18E-G3 MAX-Q | 6.49 kΩ          | 6.49 kΩ | 169 Ω | 169 Ω | 243 kΩ |
| N18E-G2,<br>N18E-G2 MAX-Q | 6.49 kΩ          | 6.49 kΩ | 191 Ω | 191 Ω | 243 kΩ |
| N18E-G1,<br>N18E-G1 MAX-Q | 6.49 kΩ          | 6.49 kΩ | 287 Ω | 287 Ω | 243 kΩ |
| N18E-G0,<br>N18E-G0 MAX-Q | 6.49 kΩ          | 6.49 kΩ | 287 Ω | 287 Ω | 243 kΩ |

SD034649180, S RES 1/16W 6.49K ±1% 0402  
SD000004200, S RES 1/16W 243K ±1% 0402  
SD034287080, S RES 1/16W 287 ±1% 0402  
SD034191080, S RES 1/16W 191 ±1% 0402  
SD034169080, S RES 1/16W 169 ±1% 0402  
SD034750280, S RES 1/16W 75K ±1% 0402

N18E-G3@  
R977  
169 ±1% 0402  
SD034169080

N18E-G2@  
R977  
191 ±1% 0402  
SD034191080

N18E-G1,G1@  
R977  
287 ±1% 0402  
SD034287080

N18E-G3@  
R923  
169 ±1% 0402  
SD034169080

N18E-G2@  
R923  
191 ±1% 0402  
SD034191080

N18E-G1,G1@  
R923  
287 ±1% 0402  
SD034287080

PGM-08866-001\_v05

Table 13. Power Monitoring with OnSemi OVR-M

| GPU TGP      | Component Values |            |        |            |            |  |
|--------------|------------------|------------|--------|------------|------------|--|
|              | R954, 924        | R977, R923 | R950   | R953, R952 | C841, C836 |  |
| 150W+        | 649 Ω            | 169 Ω      | 243 kΩ | 75 kΩ      | 1.0 nF     |  |
| 115W to 130W | 649 Ω            | 191 Ω      | 243 kΩ | 75 kΩ      | 1.0 nF     |  |
| 100W to 110W | 649 Ω            | 221 Ω      | 243 kΩ | 75 kΩ      | 1.0 nF     |  |
| 75W to 90W   | 649 Ω            | 287 Ω      | 243 kΩ | 75 kΩ      | 1.0 nF     |  |
| 70W or lower | 649 Ω            | 475 Ω      | 243 kΩ | 75 kΩ      | 1.0 nF     |  |

80W  
R977  
287 ±1% 0402  
SD034287080

115W@  
R977  
191 ±1% 0402  
SD034191080

150W@  
R977  
169 ±1% 0402  
SD034169080

80W  
R923  
287 ±1% 0402  
SD034287080

115W@  
R923  
191 ±1% 0402  
SD034191080

150W@  
R923  
169 ±1% 0402  
SD034169080


REVERSE TYPE ( 4 mm )

|   |                    |                 |            |  |                            |       |
|---|--------------------|-----------------|------------|--|----------------------------|-------|
| Security Classification   | Compal Secret Data |                 |            | <b>Compal Electronics, Inc.</b><br><b>Title</b><br><b>DDRIV_CHA: DIMM0</b> |                            |       |
| Issued Date   | 2017/07/24         | Deciphered Date | 2018/08/24 | Size   | Document Number            | Rev   |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | <b>FP5C4 LA-H482P</b>  |                            | v0.1  |
|   |                    |                 |            | Date:  | Friday, September 28, 2018 | Sheet |

17.3"=>Reverse TYPE ( 8 mm)

# Interleaved Memory


TOP: JDIMM2 CONN Non-ECC DIMM




PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S



Layout Note:  
Place near JDIMM2.257,259




Layout Note:  
PLACE THE CAP WITHIN 200 MILS FROM THE JDIMM2




Layout Note:  
Place near JDIMM2



PLACE NEAR TO PIN



For ECC DIMM






VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

WWW.ALISALER.COM

| Security Classification  |            |                 | Compal Secret Data |  |  | Compal Electronics, Inc. |                            |                 |
|--|------------|-----------------|--------------------|--|--|--------------------------|----------------------------|-----------------|
| Issued Date  | 2017/07/24 | Deciphered Date | 2018/08/24         |  |  | Title                    | DDRIV CHB: DIMM0           |                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                 |                    |  |  | Size                     | Document Number            | Rev             |
|  |            |                 |                    |  |  |                          | FPC72 LA-H492P             | v0.1            |
|  |            |                 |                    |  |  | Date                     | Friday, September 28, 2018 | Sheet 24 of 100 |








**Table 9.1 PCB Display Link Summary (G84B-256 packages)**


| Digital Display Link | Dual-Link DVI           | HDMI | eDP | DisplayPort | USB-C     |
|----------------------|-------------------------|------|-----|-------------|-----------|
| IFPA (Link A)        | ✓ (Dual Link with IFPB) |      |     |             | DP(typeC) |
| IFPB (Link B)        | ✓ (Dual Link with IFPA) |      |     |             | DP(typeC) |
| IFPC (Link C)        |                         | ✓    | ✓   |             | HDMI      |
| IFPD (Link D)        |                         |      | ✓   | ✓           | eDP       |
| IFPE (Link E)        |                         |      |     | ✓           | DP(typeC) |
| IFPF (Link F)        |                         |      |     |             | miniDP    |
| IFPG (Link G)        |                         |      |     |             |           |
| IFPH (Link H)        |                         |      |     |             |           |
| IFPI (Link I)        |                         |      |     |             |           |
| IFPJ (Link J)        |                         |      |     |             |           |
| IFPK (Link K)        |                         |      |     |             |           |
| IFPL (Link L)        |                         |      |     |             |           |
| IFPM (Link M)        |                         |      |     |             |           |
| IFPN (Link N)        |                         |      |     |             |           |
| IFPO (Link O)        |                         |      |     |             |           |
| IFPP (Link P)        |                         |      |     |             |           |
| IFPQ (Link Q)        |                         |      |     |             |           |
| IFPR (Link R)        |                         |      |     |             |           |
| IFPS (Link S)        |                         |      |     |             |           |
| IFPT (Link T)        |                         |      |     |             |           |
| IFPU (Link U)        |                         |      |     |             |           |
| IFPV (Link V)        |                         |      |     |             |           |
| IFPW (Link W)        |                         |      |     |             |           |
| IFPX (Link X)        |                         |      |     |             |           |
| IFPY (Link Y)        |                         |      |     |             |           |
| IFPZ (Link Z)        |                         |      |     |             |           |

**Table 9.3 Display Link Power Rail Applicability**

| Display Link Rail | Link A | Link B | Link C | Link D | Link E | Link F    |
|-------------------|--------|--------|--------|--------|--------|-----------|
| IFPA_PLLVDD       | miniDP | ✓      | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPB_PLLVDD       | miniDP | ✓      | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPC_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPD_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPE_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPF_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPG_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPH_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPI_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPJ_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPK_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPL_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPM_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPN_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPO_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPP_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPQ_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPR_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPS_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPT_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPU_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPV_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPW_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPX_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPY_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |
| IFPZ_PLLVDD       |        |        | HDMI   | ✓      | eDP    | DP(typeC) |



NEAR GPU









# FP FUSE\_GPU

<25> FP\_FUSE\_GPU

FP\_FUSE\_SRC

NC-1

NC-3

1V8\_AON\_1

1V8\_AON\_2

1V8\_AON\_3

1V8\_AON\_4

1V8\_AON\_5

1V8\_AON\_6

1V8\_AON\_7

1V8\_AON\_8

1V8\_AON\_9

1V8\_AON\_10

1V8\_AON\_11

1V8\_AON\_12

1V8\_AON\_13

1V8\_AON\_14

1V8\_AON\_15

1V8\_AON\_16

1V8\_AON\_17

1V8\_AON\_18

1V8\_AON\_19

1V8\_AON\_20

1V8\_AON\_21

1V8\_AON\_22

1V8\_AON\_23

1V8\_AON\_24

1V8\_AON\_25

1V8\_AON\_26

1V8\_AON\_27

1V8\_AON\_28

1V8\_AON\_29

1V8\_AON\_30

1V8\_AON\_31

1V8\_AON\_32

1V8\_AON\_33

1V8\_AON\_34

1V8\_AON\_35

1V8\_AON\_36

1V8\_AON\_37

1V8\_AON\_38

1V8\_AON\_39

1V8\_AON\_40

1V8\_AON\_41

1V8\_AON\_42

1V8\_AON\_43

1V8\_AON\_44

1V8\_AON\_45

1V8\_AON\_46

1V8\_AON\_47

1V8\_AON\_48

1V8\_AON\_49

1V8\_AON\_50

1V8\_AON\_51

1V8\_AON\_52

1V8\_AON\_53

1V8\_AON\_54

1V8\_AON\_55

1V8\_AON\_56

1V8\_AON\_57

1V8\_AON\_58

1V8\_AON\_59

1V8\_AON\_60

1V8\_AON\_61

1V8\_AON\_62

1V8\_AON\_63

1V8\_AON\_64

1V8\_AON\_65

1V8\_AON\_66

1V8\_AON\_67

1V8\_AON\_68

1V8\_AON\_69

1V8\_AON\_70

1V8\_AON\_71

1V8\_AON\_72

1V8\_AON\_73

1V8\_AON\_74

1V8\_AON\_75

1V8\_AON\_76

1V8\_AON\_77

1V8\_AON\_78

1V8\_AON\_79

1V8\_AON\_80

1V8\_AON\_81

1V8\_AON\_82

1V8\_AON\_83

1V8\_AON\_84

1V8\_AON\_85

1V8\_AON\_86

1V8\_AON\_87

1V8\_AON\_88

1V8\_AON\_89

1V8\_AON\_90

1V8\_AON\_91

1V8\_AON\_92

1V8\_AON\_93

1V8\_AON\_94

1V8\_AON\_95

1V8\_AON\_96

1V8\_AON\_97

1V8\_AON\_98

1V8\_AON\_99

1V8\_AON\_100

1V8\_AON\_101

1V8\_AON\_102

1V8\_AON\_103

1V8\_AON\_104

1V8\_AON\_105

1V8\_AON\_106

1V8\_AON\_107

1V8\_AON\_108

1V8\_AON\_109

1V8\_AON\_110

1V8\_AON\_111

1V8\_AON\_112

1V8\_AON\_113

1V8\_AON\_114

1V8\_AON\_115

1V8\_AON\_116

1V8\_AON\_117

1V8\_AON\_118

1V8\_AON\_119

1V8\_AON\_120

1V8\_AON\_121

1V8\_AON\_122

1V8\_AON\_123

1V8\_AON\_124

1V8\_AON\_125

1V8\_AON\_126

1V8\_AON\_127

1V8\_AON\_128

1V8\_AON\_129

1V8\_AON\_130

1V8\_AON\_131

1V8\_AON\_132

1V8\_AON\_133

1V8\_AON\_134

1V8\_AON\_135

1V8\_AON\_136

1V8\_AON\_137

1V8\_AON\_138

1V8\_AON\_139

1V8\_AON\_140

1V8\_AON\_141

1V8\_AON\_142

1V8\_AON\_143

1V8\_AON\_144

1V8\_AON\_145

1V8\_AON\_146

1V8\_AON\_147

1V8\_AON\_148

1V8\_AON\_149

1V8\_AON\_150

1V8\_AON\_151

1V8\_AON\_152

1V8\_AON\_153

1V8\_AON\_154

1V8\_AON\_155

1V8\_AON\_156

1V8\_AON\_157

1V8\_AON\_158

1V8\_AON\_159

1V8\_AON\_160

1V8\_AON\_161

1V8\_AON\_162

1V8\_AON\_163

1V8\_AON\_164

1V8\_AON\_165

1V8\_AON\_166

1V8\_AON\_167

1V8\_AON\_168

1V8\_AON\_169

1V8\_AON\_170

1V8\_AON\_171

1V8\_AON\_172

1V8\_AON\_173

1V8\_AON\_174

1V8\_AON\_175

1V8\_AON\_176

1V8\_AON\_177

1V8\_AON\_178

1V8\_AON\_179

1V8\_AON\_180

1V8\_AON\_181

1V8\_AON\_182

1V8\_AON\_183

1V8\_AON\_184

1V8\_AON\_185

1V8\_AON\_186

1V8\_AON\_187

1V8\_AON\_188

1V8\_AON\_189

1V8\_AON\_190

1V8\_AON\_191

1V8\_AON\_192

1V8\_AON\_193

1V8\_AON\_194

1V8\_AON\_195

1V8\_AON\_196

1V8\_AON\_197

1V8\_AON\_198

1V8\_AON\_199

1V8\_AON\_200

1V8\_AON\_201

1V8\_AON\_202

1V8\_AON\_203

1V8\_AON\_204

1V8\_AON\_205

1V8\_AON\_206

1V8\_AON\_207

1V8\_AON\_208

1V8\_AON\_209

1V8\_AON\_210

1V8\_AON\_211

1V8\_AON\_212

1V8\_AON\_213

1V8\_AON\_214

1V8\_AON\_215

1V8\_AON\_216

1V8\_AON\_217

1V8\_AON\_218

1V8\_AON\_219

1V8\_AON\_220

1V8\_AON\_221

1V8\_AON\_222

1V8\_AON\_223

1V8\_AON\_224

1V8\_AON\_225

1V8\_AON\_226

1V8\_AON\_227

1V8\_AON\_228

1V8\_AON\_229

1V8\_AON\_230

1V8\_AON\_231

1V8\_AON\_232

1V8\_AON\_233

1V8\_AON\_234

1V8\_AON\_235

1V8\_AON\_236

1V8\_AON\_237

1V8\_AON\_238

1V8\_AON\_239

1V8\_AON\_240

1V8\_AON\_241

1V8\_AON\_242

1V8\_AON\_243

1V8\_AON\_244

1V8\_AON\_245

1V8\_AON\_246

1V8\_AON\_247

1V8\_AON\_248

1V8\_AON\_249

1V8\_AON\_250

1V8\_AON\_251

1V8\_AON\_252

1V8\_AON\_253

1V8\_AON\_254

1V8\_AON\_255

1V8\_AON\_256

1V8\_AON\_257

1V8\_AON\_258

1V8\_AON\_259

1V8\_AON\_260

1V8\_AON\_261


1V8\_AON\_262

1V8\_AON\_263

1V8\_AON\_264



Pull down NVHS\_DVDD, NVHS\_CVDD, NVHS\_HVDD, NVHS\_PLL\_HVDD rails to GND with 10K Resistor





Unused SLI Interfaces

|                |     |
|----------------|-----|
| NVHS0_RX0      | AM1 |
| NVHS0_RX0_N    | AN1 |
| NVHS0_RX1      | AN2 |
| NVHS0_RX1_N    | AN3 |
| NVHS0_RX2      | AR3 |
| NVHS0_RX2_N    | AR2 |
| NVHS0_RX3      | AR1 |
| NVHS0_RX3_N    | AT1 |
| NVHS0_RX4      | AT2 |
| NVHS0_RX4_N    | AT3 |
| NVHS0_RX5      | AV3 |
| NVHS0_RX5_N    | AV2 |
| NVHS0_RX6      | AV1 |
| NVHS0_RX6_N    | AW1 |
| NVHS0_RX7      | AW2 |
| NVHS0_RX7_N    | AW3 |
| NVHS0_TX0      | AM7 |
| NVHS0_TX0_N    | AM8 |
| NVHS0_TX1      | AN7 |
| NVHS0_TX1_N    | AN6 |
| NVHS0_TX2      | AR6 |
| NVHS0_TX2_N    | AR5 |
| NVHS0_TX3      | AR7 |
| NVHS0_TX3_N    | AR8 |
| NVHS0_TX4      | AT7 |
| NVHS0_TX4_N    | AT6 |
| NVHS0_TX5      | AV6 |
| NVHS0_TX5_N    | AV5 |
| NVHS0_TX6      | AV7 |
| NVHS0_TX6_N    | AV8 |
| NVHS0_TX7      | AW7 |
| NVHS0_TX7_N    | AW6 |
| NVHS_REFCLK    | AM6 |
| NVHS_REFCLK_N  | AM5 |
| EXT_REFCLK_SLI | AM2 |




**1\_A#1**







|   |                    |                 |                          |                                       |
|---|--------------------|-----------------|--------------------------|---------------------------------------|
| Security Classification   | Compel Secret Data |                 | Compel Electronics, Inc. |                                       |
| Issued Date   | 2017/1/23          | Deciphered Date | 2017/12/31               | Title                                 |
| THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAI, ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT OF COMMERCE EXCEPT AS AUTHORIZED BY COMPAI, ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAI, ELECTRONICS, INC. |                    |                 | Size                     | Doc. No.                              |
|   |                    |                 |                          | NISE-GDDR6 A<br>EH78F M/B LA-G161PRO1 |

## MF=1




UQ4 MF:

[illegible]

## 6\_C#2



5\_C#1



| GB46-256 | GPU FB Channel 0<br>(Data Bits [1:10])<br>(Bytes 0.1, 2, 3) | GB46-256 | GPU FB Channel 1<br>(Data Bits [11:32])<br>(Bytes 4.5, 6, 7) |
|----------|---|----------|--|
| Fb_C0D0  | Bytes 0.1, 2, 3   | Fb_C0D16 | Bytes 4.5, 6, 7  |
| Fb_C0D1  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D17 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D2  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D18 | Bytes 4.7, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D4  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D20 | Bytes 4.5, CA.2<br>Bytes 6.7, CA.8                           |
| Fb_C0D5  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D21 | Bytes 4.5, CA.2<br>Bytes 6.7, CA.8                           |
| Fb_C0D6  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D22 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| GB46-256 | GPU FB Channel 0<br>(Data Bits [1:10])<br>(Bytes 0.1, 2, 3) | GB46-256 | GPU FB Channel 1<br>(Data Bits [11:32])<br>(Bytes 4.5, 6, 7) |
| Fb_C0D7  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D23 | Bytes 4.5, CA.2<br>Bytes 6.7, CA.8                           |
| Fb_C0D8  | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D24 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D9  | Bytes 0.1, CA.1<br>Bytes 2.3, CA.8                          | Fb_C0D25 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D10 | Bytes 0.1, CA.2<br>Bytes 2.3, CA.8                          | Fb_C0D26 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D11 | Bytes 0.1, CA.8<br>Bytes 2.3, CA.8                          | Fb_C0D27 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D12 | Bytes 0.1, CA.1<br>Bytes 2.3, CA.8                          | Fb_C0D28 | Bytes 4.5, CA.1<br>Bytes 6.7, CA.8                           |
| Fb_C0D13 | Bytes 0.1, CA.2<br>Bytes 2.3, CA.8                          | Fb_C0D29 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| GB46-256 | GPU FB Channel 0<br>(Data Bits [1:10])<br>(Bytes 0.1, 2, 3) | GB46-256 | GPU FB Channel 1<br>(Data Bits [11:32])<br>(Bytes 4.5, 6, 7) |
| Fb_C0D14 | Bytes 0.1, CA.7<br>Bytes 2.3, CA.8                          | Fb_C0D30 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| Fb_C0D15 | Bytes 0.1, CA.1<br>Bytes 2.3, CA.8                          | Fb_C0D31 | Bytes 4.5, CA.7<br>Bytes 6.7, CA.8                           |
| Fb_C0D16 | Bytes 0.1, CA.3<br>Bytes 2.3, CA.8                          | Fb_C0D33 | Bytes 4.5, CA.8<br>Bytes 6.7, CA.8                           |
| GB46-256 | GPU FB Channel 0 B.1  | DEBU00*  |  |
| Fb_C0D14 |   | DEBU00*  |  |
| Fb_C0D15 |   | DEBU01*  |  |






Note:  
 1. GPU debug ring: not connected to DRAM.  
 2. Bytes 0.1 correspond to DRAM Channel A, Bytes 2.3 correspond to DRAM Channel B.  
 3. Bytes 4.5 correspond to DRAM Channel A, Bytes 6.7 correspond to DRAM Channel B.

**Note:**




1. GPU debug pins; not connected to DRAM.
2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.

|   |                    |                 |                          |       |
|---|--------------------|-----------------|--------------------------|-------|
| Security Classification   | Compil Secret Data |                 | Compil Electronics, Inc. |       |
| Issued Date   | 2017/11/23         | Deciphered Date | 2017/12/31               | Title |
| THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPIL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THAT SHOULD NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DISCUSSING PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPIL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPIL ELECTRONICS, INC. IS PROHIBITED. |                    |                 | N18E-GDDR6 C             |       |
| Size  | Sheet              |                 | Rev                      |       |
| EH78F M/B LA-G16IPRO1   |                    |                 | 0 10                     |       |

## MF = 1




## MF=




No Reserved NV Sequence IC: SILEGO GreenPAK  
SA0000B9H00, S IC SLG4U41989VTR STQFN 20P LOGIC SOC

### +3VS/+3VSDGPU




### +1.8VALW to +1.8VSDGPU\_AON & +1.8VSDGPU\_MAIN




### 1.8VSDGPU\_EN\_FGC6

### 3VSDGPU\_EN\_GC6



### For Power down sequence

### +3VSD\_GPU discharge if need



### DG-08780-001\_v02

Figure 5.5 Example of Power Sequencing (GPU rails shown)




Figure 5.6 Power-Up Sequence







Figure 5.7 Power-Down Sequence



| Security Classification   |            | Compal Secret Data |            | Title                  |                            |
|---|------------|--------------------|------------|------------------------|----------------------------|
| Issued Date   | 2017/11/23 | Deciphered Date    | 2017/12/15 | N18E-GPU Power control |                            |
| This is a CONFIDENTIAL ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Doc No                 | EH78F M/B IA-G161P001      |
|   |            |                    |            | Date                   | Friday, September 28, 2018 |
|   |            |                    |            | Sheet                  | 37 of 100                  |







from GPU(1P#D)

|      |              |      |   |   |               |            |
|------|--------------|------|---|---|---------------|------------|
| <27> | GPU_EDP_AUXP | CV7  | 1 | 2 | 1U_0402_16V7K | EDP_AUXP_C |
| <27> | GPU_EDP_AUXN | CV8  | 1 | 2 | 1U_0402_16V7K | EDP_AUXN_C |
| <27> | GPU_EDP_TXP0 | CV9  | 1 | 2 | 1U_0402_16V7K | EDP_TXP0_C |
| <27> | GPU_EDP_TXN0 | CV10 | 1 | 2 | 1U_0402_16V7K | EDP_TXN0_C |
| <27> | GPU_EDP_TXP1 | CV11 | 1 | 2 | 1U_0402_16V7K | EDP_TXP1_C |
| <27> | GPU_EDP_TXN1 | CV12 | 1 | 2 | 1U_0402_16V7K | EDP_TXN1_C |
| <27> | GPU_EDP_TXP2 | CV13 | 1 | 2 | 1U_0402_16V7K | EDP_TXP2_C |
| <27> | GPU_EDP_TXN2 | CV14 | 1 | 2 | 1U_0402_16V7K | EDP_TXN2_C |
| <27> | GPU_EDP_TXP3 | CV15 | 1 | 2 | 1U_0402_16V7K | EDP_TXP3_C |
| <27> | GPU_EDP_TXN3 | CV16 | 1 | 2 | 1U_0402_16V7K | EDP_TXN3_C |


# Camera












# eDP






0 = GPIO mode (I2C disabled)



Copy from "EH78F\_LA-G161P01\_0810\_P.41"



DP++ and isolated circuit



| OE# | S | INPUT/OUTPUT A | Function      |
|-----|---|----------------|---------------|
| L   | L | B1             | A=B1 (0:DP)   |
| L   | H | B2             | A=B2 (1:HDMI) |
| H   | X | Z              | NC            |


0921 change source to +3VALW, CTRL to SUSP#






TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 41 of 100                  |





**0 = GPIO mode (I2C disabled)**



I2C Programming or pin strap programming select.  
 I2C is only disable when this pin is '0'  
 0 : Pin Strap(I2C disable)(Default)  
 R : TI test mode(I2C enable at 3.3V)  
 F : I2C enabled at 1.8V  
 1 : I2C enabled at 3.3V







Copy from "EH78F\_LA-G161PR01\_0810\_P.42"



to TR sink port#1



from GPU(IFP#E)



WWW.ALISALER.COM

|   |  |                            |  |                 |  |                          |  |                 |  |      |  |
|---|--|----------------------------|--|-----------------|--|--------------------------|--|-----------------|--|------|--|
| Security Classification   |  | Compal Secret Data         |  |                 |  | Compal Electronics, Inc. |  |                 |  |      |  |
| Issued Date   |  | 2017/11/23                 |  | Deciphered Date |  | 2017/12/31               |  | Title           |  |      |  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |  |                            |  |                 |  | TBT DP redriver          |  |                 |  |      |  |
|   |  |                            |  |                 |  | Size                     |  | Document Number |  | Rev  |  |
|   |  |                            |  |                 |  | Custom                   |  | FPC54 LA-H482P  |  | v0.1 |  |
| Date:   |  | Friday, September 28, 2018 |  | Sheet           |  | 42                       |  | of 100          |  |      |  |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 43 of 100                  |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 44 of 100                  |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAFAEL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 45 of 100                  |



TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 46 of 100                  |


TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 47 of 100                  |






|   |                    |                 |            |  |                            |
|---|--------------------|-----------------|------------|--|----------------------------|
| Security Classification   | Compal Secret Data |                 |            | <b>Compal Electronics, Inc.</b><br><b>P05-Thunderbolt Titanrid (2/2)</b> |                            |
| Issued Date   | 2017/06/26         | Deciphered Date | 2018/06/26 | Title  |                            |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION ON THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION CHIEF/ R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Size   | Document Number            |
|   |                    |                 |            | Custom   | <b>FPCSA LA-H482P</b>      |
|   |                    |                 |            | Date   | Friday, September 28, 2018 |
|   |                    |                 |            | Sheet  | 49 of 100                  |



| DIV = R2/(R1+R2) <sup>(1)</sup> |         | I <sup>2</sup> C UNIQUE ADDRESS [3:1] |                    |
|---------------------------------|---------|---------------------------------------|--------------------|
| DIV_min                         | DIV_max | I2C_ADDR_DECODE_C1                    | I2C_ADDR_DECODE_C2 |
| 0.00                            | 0.13    | 000b                                  | 100b               |
| 0.20                            | 0.38    | 001b                                  | 101b               |
| 0.40                            | 0.58    | 010b                                  | 110b               |
| 0.60                            | 1.00    | 011b                                  | 111b               |

MIN and MAX values.

**WWW.ALISALER.COM**









|                                 |                            |       |             |
|---------------------------------|----------------------------|-------|-------------|
| <b>Compal Electronics, Inc.</b> |                            |       |             |
| Title <b>WLAN-BT</b>            |                            |       |             |
| Size                            | Document Number            |       | Rev         |
|                                 | <b>FPC54 LA-H482P</b>      |       | <b>v0.1</b> |
| Date:                           | Friday, September 28, 2018 | Sheet | 52 of 100   |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA&S DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 53 of 100                  |

TBD: Empty Page













|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 54 of 100                  |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAASIP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 55 of 100                  |





Copy from EPS30\_LA-F803PR03\_KBL-Y\_0608B



**WWW.ALISALER.COM**

|   |                            |                    |            |                 |                  |                          |      |
|---|----------------------------|--------------------|------------|-----------------|------------------|--------------------------|------|
| Security Classification   |                            | Compal Secret Data |            | Title           |                  | Compal Electronics, Inc. |      |
| Issued Date   | 2017/03/20                 | Deciphered Date    | 2020/03/20 | Document Number |                  | Rev                      |      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR GRAD OR REPRODUCED OR DISCLOSED BY ANY EMPLOYEE OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                            |                    |            | Size            | AUDIO ALC3292-CG |                          | v0.1 |
|   |                            |                    |            | Custom          | FPC54 LA-1482P   |                          |      |
| Date:   | Friday, September 26, 2018 |                    | Page       | 56              |                  | of 100                   |      |








+3VALW\_EC <25,58,82>  
+5VS <37,38,39,40,56,63,67,78,96>

## OMEN New ESB CLK&DAT for Extend I/O

Some EC GPIO maybe change to extend IO control:TBD



Some EC GPIO maybe change to extend IO control:TBD




TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAFAEL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 60 of 100                  |











Pin 17 18 19 20:NC

PIN20:NC  
PIN19:NC  
PIN18:NC  
PIN17:NC  
PIN16:R4  
PIN15:G4  
PIN14:B4  
PIN13:R3  
PIN12:G3  
PIN11:B3  
PIN10:VCC  
PIN9:VCC  
PIN8:VCC  
PIN7:VCC  
PIN6:B2  
PIN5:G2  
PIN4:R2  
PIN3:B1  
PIN2:G1  
PIN1:R1

# TP Connector



| Pin Assignment and Description |                                  |       |  |  |
|--------------------------------|----------------------------------|-------|--|--|
| Pin#                           | Signal                           | I/O   | Description  |  |
| 1                              | VDD_3.3V                         | Power | 3.3V +/-5%<br>Power ripple: 100 mVpp max.<br>Power sequence: See section 4.6.                              |  |
| 2                              | PS2_DATA                         | I/O   | PS2 data   |  |
| 3                              | PS2_CLK                          | I/O   | PS2 clock  |  |
| 4                              | GND                              | GND   | Ground   |  |
| 5                              | SMB_CLK                          | I/O   | SMBUS clock<br>$I_{source} \text{ or } I_{sink}: 8 \text{ mA max.}$  |  |
| 6                              | SMB_DATA                         | I/O   | SMBUS data.<br>$I_{source} \text{ or } I_{sink}: 8 \text{ mA max.}$  |  |
| 7                              | /INT<br>(/ATTN)                  | O     | For SMBus application, low active,<br>indicates touchpad likes to send data to<br>system (host) if go low. |  |
| 8                              | LID_CLOSE<br>(TP Disable/Enable) | I     | Enable or disable touchpad, low active<br>Low: Disable TP<br>High: Enable TP                               |  |



| Security Classification          |            | Compal Secret Data |            | Compal Electronics, Inc. |                 |
|----------------------------------|------------|--------------------|------------|--------------------------|-----------------|
| Issued Date                      | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | KB/TP           |
| Document Number                  |            |                    |            | Size                     | Document Number |
| FPC54 LA-H482P                   |            |                    |            | Rev                      | v0.1            |
| Date: Friday, September 28, 2018 |            |                    |            | Sheet                    | 63 of 100       |


TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 64 of 100                  |

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 65 of 100                  |

# TPM2.0



# ACCELEROMETER ST Micro HP2DC






Table 12. SAD+Read/Write patterns

| Command | SAD[6:1] | SAD[0] = SA0 | R/W | SAD+R/W        |
|---------|----------|--------------|-----|----------------|
| Read    | 010100   | 0            | 1   | 01010001 (51h) |
| Write   | 010100   | 0            | 0   | 01010000 (50h) |
| Read    | 010100   | 1            | 1   | 01010011 (53h) |
| Write   | 010100   | 1            | 0   | 01010010 (52h) |




# CPU THERMAL SENSOR



|   |                    |                 |                          |                            |
|---|--------------------|-----------------|--------------------------|----------------------------|
| Security Classification   | Compal Secret Data |                 | Compal Electronics, Inc. |                            |
| Issued Date   | 2017/07/24         | Deciphered Date | 2018/08/24               | Title                      |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                          | Document Number            |
|   |                    |                 |                          | Size                       |
|   |                    |                 |                          | Custom                     |
|   |                    |                 |                          | Rev                        |
|   |                    |                 |                          | v0.1                       |
|   |                    |                 |                          | Date                       |
|   |                    |                 |                          | Friday, September 28, 2018 |
|   |                    |                 |                          | Sheet                      |
|   |                    |                 |                          | 66                         |
|   |                    |                 |                          | of                         |
|   |                    |                 |                          | 100                        |

1

+3V\_PCH\_PRIM <14,15,16,18,19,20,68,78,87>  
+3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,68,71,77,78,88,92,94,95>





| 39 | GND   | PCIE_MVMe_D090000N0U80_MZVLW1THMLH-000H1_F73H1Q_0FH | 40 | GND     | Return Current Path | 40 |
|----|-------|---|----|---------|---------------------|----|
| 41 | PETn0 | PCIe TX   | 42 | NIC     | Transmitter         | 42 |
| 43 | PETn1 | PCIe TX   | 44 | NIC     | Transmitter         | 44 |
| 45 | GND   | Return current path                                 | 46 | NIC     | Transmitter         | 46 |
| 47 | PERn0 | PCIe Rx   | 48 | NIC     | Receiver            | 48 |
| 49 | PERn1 | PCIe Rx   | 50 | PERST#  | Receiver            | 50 |
| 51 | GND   | Return current path                                 | 52 | CLKREQ# | Receiver            | 52 |
| 53 | GND   | Return Current Path                                 | 54 | GND     | Return Current Path | 54 |

### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:** When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.




| Security Classification   | Compal Secret Data |                 | Compal Electronics, Inc. |                 |
|---|--------------------|-----------------|--------------------------|-----------------|
| Issued Date   | 2017/07/24         | Deciphered Date | 2018/08/24               | Title           |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                          | M.2 SSD/HDD     |
| Size  |                    |                 |                          | Document Number |
|   |                    |                 |                          | FPC54 LA-H482P  |
| Date  |                    |                 |                          | Rev             |
| Friday, September 28, 2018  |                    |                 |                          | v0.1            |
| Sheet   |                    |                 |                          | 67 of 100       |



# M.2 SSD:2

## Only support PCIe & Optane

+3V\_PCH\_PRIM <14,15,16,17,18,19,20,21,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,71,77,78,88,92,94,95>  
+3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,71,77,78,88,92,94,95>



### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:** When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

| 39 | GND | Return Current Path                  | 40 | GND | Return Current Path                  |
|----|-----|--------------------------------------|----|-----|--------------------------------------|
| 41 | TXP | Transmitter Differential Signal Pair | 42 | TXN | Transmitter Differential Signal Pair |
| 43 | TXP | Transmitter Differential Signal Pair | 44 | TXN | Transmitter Differential Signal Pair |
| 45 | GND | Return Current Path                  | 46 | GND | Return Current Path                  |
| 47 | RXP | Receiver Differential Signal Pair    | 48 | RPN | Receiver Differential Signal Pair    |
| 49 | RXP | Receiver Differential Signal Pair    | 50 | RPN | Receiver Differential Signal Pair    |
| 51 | GND | Return Current Path                  | 52 | GND | Return Current Path                  |

| 39 | GND   | PCIE/MVMe_D090000N050_MZVLW1T0HMLH-000H1 F73H1Q 0FH | 42 | N/C     |  |
|----|-------|---|----|---------|--|
| 41 | PERn0 | PCIe TX   | 44 | N/C     |  |
| 43 | PERn0 | PCIe TX   | 46 | N/C     |  |
| 45 | GND   | Return current path                                 | 48 | N/C     |  |
| 47 | PERn0 | PCIe Rx   | 50 | PERST#  |  |
| 49 | PERn0 | PCIe Rx   | 52 | CLKREQ# |  |
| 51 | GND   | Return current path                                 |    |         |  |

### HSIO Lane Assignments – Cannon Lake PCH-H

| Lane   | 1                      | 2                      | 3                      | 4                      | 5                      | 6                      | 7                      | 8                      | 9                      | 10                     | 11          | 12          | 13          | 14          | 15          | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25           | 26           | 27           | 28           | 29           | 30 |
|--------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|-------------|-------------|-------------|-------------|-------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|----|
| Assign | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | USB 3.1 Gen2 (10 Gb/s) | PCIe 3.0 x5 | PCIe 3.0 x7 | PCIe 3.0 x8 | PCIe 3.0 x7 | PCIe 3.0 x6 | PCIe 3.0 x10 | PCIe 3.0 x11 | PCIe 3.0 x13 | PCIe 3.0 x14 | PCIe 3.0 x15 | PCIe 3.0 x16 | PCIe 3.0 x17 | PCIe 3.0 x18 | PCIe 3.0 x20 | PCIe 3.0 x21 | PCIe 3.0 x22 | PCIe 3.0 x23 | PCIe 3.0 x24 | PCIe 3.0 x25 |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  | PCIe 3.0 x4  |    |
| Assign | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x16           | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.0 x4 | PCIe 3.     |              |              |              |              |              |              |              |              |              |              |              |              |              |              |    |

| SKU   | 1            | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25           | 26           | 27           | 28           | 29           | 30 |
|-------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|----|
| CH246 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 | PCIe 3.0 x16 |    |

LAN Only

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

PCIe LAN

<

TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAASIP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 69 of 100                  |



TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 70 of 100                  |



TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 72 of 100                  |



| Security Classification  |                            |                 | Compal Secret Data |                 | Compal Electronics, Inc. |          |
|--|----------------------------|-----------------|--------------------|-----------------|--------------------------|----------|
| Issued Date  | 2017/08/24                 | Deciphered Date | 2018/08/24         | Title           | USB 3.0/2.0 conn         |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                            |                 |                    | Document Number | FPC54 LA-H482P           | Rev v0.1 |
| Date:  | Friday, September 28, 2018 | Sheet           | 73                 | of              | 100                      |          |



TBD: Empty Page



|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 74 of 100                  |

TBD: Empty Page


|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 75 of 100                  |

TBD: Empty Page


|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAASIP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 76 of 100                  |




### FAN1 conn



### FAN2 conn



### Screw Hole



### CPU/GPU bracket

### Fiducial Mark






TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA&S DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 79 of 100                  |




TBD: Empty Page

|  |            |                    |            |                          |                            |
|--|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date  | 2017/07/24 | Deciphered Date    | 2018/08/24 | Title                    | TBD                        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAAS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | Rev                        |
|  |            |                    |            | Custom                   | v0.1                       |
|  |            |                    |            | Date                     | Friday, September 28, 2018 |
|  |            |                    |            | Sheet                    | 80 of 100                  |




WWW.ALISALER.COM


|   |           |                    |            |                          |                            |
|---|-----------|--------------------|------------|--------------------------|----------------------------|
| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                    |                            |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD AND TRADE SECRETARY HAS AUTHORIZED BY COMPAL WITHOUT WRITING. THIS SHEET OF DRAWING CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Power Block Diagram      | Rev                        |
|   |           |                    |            | Rev                      | 1.1                        |
|   |           |                    |            | Date                     | Friday, September 28, 2018 |
|   |           |                    |            | Sheet                    | 81 of 100                  |




| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc. |                            |
|---|-----------|--------------------|------------|--------------------------|----------------------------|
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                    | DC Conn                    |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Size                     | Document Number            |
|   |           |                    |            | Date:                    | Friday, September 28, 2018 |
|   |           |                    |            | Sheet                    | 82 of 100                  |
|   |           |                    |            | Rev                      | 0.1                        |



|   |           |                    |            |                          |                            |
|---|-----------|--------------------|------------|--------------------------|----------------------------|
| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc. |                            |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                    | BATT Conn                  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Size                     | Document Number            |
|   |           |                    |            | Rev                      | 0.1                        |
|   |           |                    |            | Date:                    | Friday, September 28, 2018 |
|   |           |                    |            | Sheet                    | 83 of 100                  |




|   |           |                    |            |                                  |                 |
|---|-----------|--------------------|------------|----------------------------------|-----------------|
| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc.         |                 |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                            | Charger         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Size Custom                      | Document Number |
|   |           |                    |            | Date: Friday, September 28, 2018 | Rev 0.1         |
|   |           |                    |            | Sheet 84                         | of 100          |



**+3VALWP** **+3VALW**


**+3VLP** **+3VL**





**+5VALWP** **+5VALW**


**+5VLP** **+5VL**

|   |           |                    |            |                                 |                            |                 |
|---|-----------|--------------------|------------|---------------------------------|----------------------------|-----------------|
| Security Classification   |           | Compal Secret Data |            | <b>Compal Electronics, Inc.</b> |                            |                 |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                           | 3VALW/5VALW                |                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Size                            | Document Number            | Rev             |
|   |           |                    |            | Custom                          |                            | 0.1             |
|   |           |                    |            | Date:                           | Friday, September 28, 2018 | Sheet 85 of 100 |











H42 IA  
220u \* 1  
22u \* 19  
1u \* 24

H62 IA  
330u \* 1  
22u \* 19  
1u \* 24

H82 IA  
330u \* 2  
22u \* 19  
1u \* 48  
10u \* 42


GT  
330u \* 2  
22u \* 18  
1u \* 12

SA  
22u \* 10  
1u \* 1

+VCC\_CORE

+VCC\_GT


+VCC\_SA



|   |           |                    |            |                          |                  |
|---|-----------|--------------------|------------|--------------------------|------------------|
| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc. |                  |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                    | VCORE Decoupling |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Document Number          | Rev 0.1          |
| Date: Friday, September 28, 2018  |           |                    |            | Sheet                    | 90 of 100        |











MEM\_VDD\_CTL: High  $V_{boot} = V_{ref} * R2 / (R1 + R2 + 80)$   
 $= 2 * 20K / (9.09K + 20K + 80)$   
 $= 1.371V$

MEM\_VDD\_CTL: Low  $V_{boot} = V_{ref} * (R2 / R3) / (R1 + (R2 / R3) + 80)$   
 $= 2 * (20K / 66.5K) / (9.09K + (20K / 66.5K) + 80)$   
 $= 1.253V$


| Security Classification   |                            | Compal Secret Data |            | Compal Electronics, Inc. |                  |
|---|----------------------------|--------------------|------------|--------------------------|------------------|
| Issued Date   | 2018/12/1                  | Deciphered Date    | 2020/08/24 | Title                    | <b>+1.35VRAM</b> |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                            |                    |            | Size                     | Document Number  |
| Date  | Friday, September 28, 2018 | Sheet              | 94         | of                       | 100              |

SKL\_H 42





|   |                    |                 |            |                                  |                 |
|---|--------------------|-----------------|------------|----------------------------------|-----------------|
| Security Classification   | Compal Secret Data |                 |            | <b>Compal Electronics, Inc.</b>  |                 |
| Issued Date   | 2018/12/1          | Deciphered Date | 2020/08/24 | Title                            |                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | <b>+3V IRCAMP</b>                |                 |
|   |                    |                 |            | Size B                           | Rev 0.1         |
|   |                    |                 |            | Date: Friday, September 28, 2018 | Sheet 96 of 100 |



|   |           |                    |            |                                 |                            |       |           |
|---|-----------|--------------------|------------|---------------------------------|----------------------------|-------|-----------|
| Security Classification   |           | Compal Secret Data |            | <b>Compal Electronics, Inc.</b> |                            |       |           |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title<br><br><b>+12VS</b>       |                            |       |           |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Size                            | Document Number            | Rev   |           |
|   |           |                    |            | Custom                          |                            | 0.1   |           |
|   |           |                    |            | Date:                           | Friday, September 28, 2018 | Sheet | 97 of 100 |



|  |   |   |   |   |
|--|---|---|---|---|
| 5  | 4 | 3 | 2 | 1 |
| D  |   |   |   | D |
| C  |   |   |   | C |
| B  |   |   |   | B |
| A  |   |   |   | A |
| <div><div><div><div>Security Classification</div><div>Compal Secret Data</div></div><div><div>Compal Electronics, Inc.</div><div>PIR</div></div></div><div><div><div><div>Issued Date</div><div>2018/12/1</div></div><div><div>Deciphered Date</div><div>2020/08/24</div></div></div><div><div><div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div><div><div>Size</div><div>B</div></div><div><div>Date:</div><div>Friday, September 28, 2018</div></div></div><div><div><div>Document Number</div><div>Rev</div><div>0.1</div></div><div><div>Sheet</div><div>99</div><div>of</div><div>100</div></div></div></div></div></div> |   |   |   |   |

|   |           |                    |            |                          |
|---|-----------|--------------------|------------|--------------------------|
| 5   | 4         | 3                  | 2          | 1                        |
| D   |           |                    |            | D                        |
| C   |           |                    |            | C                        |
| B   |           |                    |            | B                        |
| A   |           |                    |            | A                        |
| Security Classification   |           | Compal Secret Data |            | Compal Electronics, Inc. |
| Issued Date   | 2018/12/1 | Deciphered Date    | 2020/08/24 | Title                    |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |           |                    |            | Reserve for PWR          |
| Size B  |           | Document Number    |            | Rev 0.1                  |
| Date: Friday, September 28, 2018  |           | Sheet 100 of 100   |            |                          |
| 5   | 4         | 3                  | 2          | 1                        |