

Colossus 15/17 DIS_OPT Schematic IVY Bridge (rPGA989) Intel PCH (Panther Point)

REV:-1
2012-01-05.

DY:No stuff
DIS_OPT:DISCRTE OPTIMUS installed
DY_35W:No stuff on 35W CPU
DY_45W:No stuff on 45W CPU
CR_Balen17:Stuff for 17"
CR_Goya:Stuff for 15"

WWW.AliSaler.com

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number


Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 1 of 103

COLOSSUS Block Diagram



| SYSTEM DC/DC | | CPU DC/DC | |
|--------------|----------------|------------------|----------|
| TPS51461 48 | | VT1323 42~44 | |
| INPUTS | OUTPUTS | INPUTS | OUTPUTS |
| 5V_S5 | VCCSA=0D85V_S0 | DCBATOUT (5V_S5) | VCC_CORE |

| SYSTEM DC/DC | |
|------------------|----------|
| SN1003055RUWR 45 | |
| INPUTS | OUTPUTS |
| 5V_S5/3D3V_S5 | 1D05V_S0 |

| SYSTEM DC/DC | |
|--------------------|--|
| RT8223M_5V/3D3V 41 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 |

| SYSTEM DC/DC | |
|--------------|------------------------------------|
| RT8207MZ 46 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 1D5V_S3 0D75V_S0 DDR_VREF_S3 |

| GFX DC/DC | |
|------------------|-------------|
| VT1323 42~44 | |
| INPUTS | OUTPUTS |
| DCBATOUT (5V_S5) | VCC_GFXCORE |

| VGA | |
|-------------|----------|
| NCP3218G 92 | |
| INPUTS | OUTPUTS |
| DCBATOUT | VGA_CORE |

| CHARGER | |
|------------|----------|
| BQ24738 40 | |
| INPUTS | OUTPUTS |
| AD+ BT+ | DCBATOUT |

| SYSTEM DC/DC | |
|--------------|---------|
| RT8068A 47 | |
| INPUTS | OUTPUTS |
| 3D3V_S5 | 1D8V_S0 |

| SYSTEM DC/DC | |
|-------------------------------|---|
| VT385FCX 93 | |
| INPUTS | OUTPUTS |
| 3D3V_S0 1D5V_S0 1D5V_S3 | 3D3V_VGA_S0 1D5V_VGA_S0 1V05_VGA_S0 |

| Switches | |
|-----------------------------|-----------------------------|
| 36 | |
| INPUTS | OUTPUTS |
| 1D5V_S3 5V_S5 3D3V_S5 | 1D5V_S0 5V_S0 3D3V_S0 |

| PCB LAYER (DISCRETE) | |
|--|--|
| L1:Top L5:VCC L2:GND L6:Signa L3:Signal L7:GND L4:Signal L8::Bottom | |

PCH Strapping Chief River Schematic Checklist Rev0.72

| Name | Schematics Notes |
|--|---|
| SPKR | Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. |
| INIT3_3V# | Weak internal pull-up. Leave as "No Connect". |
| GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51 | GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail. |
| SPI_MOSI | Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required. |
| NV_ALE | Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down) |
| NC_CLE | DMI termination voltage. Weak internal pull-up. Do not pull low. |
| HAD_DOCK_EN# /GPIO[33] | Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. |
| HDA_SDO | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. |
| HDA_SYNC | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. |
| GPIO15 | Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail. |
| GPIO8 | GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled. |
| GPIO27 | Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails. |

PCIe Routing

| | |
|-------|---------------------|
| LANE1 | N/A |
| LANE2 | 17"Card Reader |
| LANE3 | 15"Card Reader |
| LANE4 | Mini Card1(WLAN) |
| LANE5 | N/A |
| LANE6 | Intel GBE LAN / LAN |
| LANE7 | N/A |
| LANE8 | N/A |

USB2.0 Table

| Pair | Device |
|------|---------------------|
| 0 | USB 3.0 I/O CONN. 1 |
| 1 | N/A |
| 2 | USB 3.0 I/O CONN. 2 |
| 3 | USB 3.0 I/O CONN. 3 |
| 4 | FREE |
| 5 | BT WLAN combo |
| 6 | FREE |
| 7 | FREE |
| 8 | Fingerprint |
| 9 | USB 2.0 I/O CONN. |
| 10 | Camera |
| 11 | FREE |
| 12 | FREE |
| 13 | FREE |

USB3.0 Table

| USB | |
|------|-------------|
| Pair | Device |
| 1 | I/O CONN. 1 |
| 2 | FREE |
| 3 | I/O CONN. 2 |
| 4 | I/O CONN. 3 |

Processor Strapping Chief River Schematic Checklist Rev0.72

| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | Default Value |
|----------|--|--|---------------|
| CFG[2] | PCI-Express Static Lane Reversal | 1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ... | 1 |
| CFG[4] | | Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port | 0 |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11 |
| CFG[7] | PEG DEFER TRAINING | 1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training | 1 |

| POWER PLANE | VOLTAGE | Voltage Rails | |
|--|--|----------------------|---|
| | | ACTIVE IN | DESCRIPTION |
| 5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCCSA_OD85V OD75V_S0 VCC_CORE VCC_SFPCORE 3D3V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0 | 5V 3.3V 1.8V 1.5V 1.05V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 3.3V 1D5V 1D05V | S0 | CPU Core Rail Graphics Core Rail |
| 5V_USBX_S3 1D5V_S3 DDR_VREF_S3 | 5V 1.5V 0.75V | S3 | |
| BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5 | 6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V | All S states | AC Brick Mode only |
| 1D05V_LAN | 1.05V | S0/M0, SX/M3 | ON whenever iAMT is active |
| 3D3V_M 1D05V_M | 3.3V 1.05V | S0/M0, SX/M3, WOL_EN | ON for iAMTLegacy WOL |
| 3D3V_AUX_KBC | 3.3V | DSW, Sx | ON for supporting Deep Sleep states |
| 3D3V_AUX_S5 | 3.3V | G3, Sx | Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx |

SATA Table

| SATA | |
|------|--------|
| Pair | Device |
| 0 | HDD1 |
| 1 | mSATA |
| 2 | HDD2 |
| 3 | N/A |
| 4 | ODD |
| 5 | N/A |

SMBus ADDRESSES

| I 2 C / SMBus Addresses | | Ref Des | Chief River CRV | |
|--|--|---------|-----------------|--|
| Device | | | Address | Hex Bus |
| EC SMBus 1 Battery CHARGER | | | | BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA |
| EC SMBus 2 PCH eDP | | | | SMLI_CLK/SMLI_DATA SMLI_CLK/SMLI_DATA SMLI_CLK/SMLI_DATA |
| PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI | | | | PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK |

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|-------|------------------|--------|
| Title | | | Table of Content | |
| Size | Document Number | Rev | | |
| A3 | Colossus | 1 | | |
| Date: | Monday, December 26, 2011 | Sheet | 3 | of 103 |

WWW.AliSaler.com

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

DP Compensation, within 500mil

NOTE: EDP_HPD
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns.
If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

2ND = 62.10055.321
3RD = 62.10055.551


Hand control CPU1 P/N

1st 633996-302
2nd 633996-501
3rd 633996-301

PEG Compensation

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| CPU(1/7): DMI/PEG/FDI | | | |
|-----------------------|-----------------------------|-------|----------|
| Size | Document Number | Rev | 1 |
| A3 | Colossus | | |
| Date: | Wednesday, January 04, 2012 | Sheet | 4 of 103 |

CPU(2/7)

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)




IVY BRIDGE PROCESSOR (DDR3)



CPU(4/7)

IVY BRIDGE PROCESSOR (POWER)

PROCESSOR CORE POWER




Place Bottom


Place Top

Power: 78.22610.51L

POWER



PROCESSOR UNCORE POWER



8.5A
1D05V_S0

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


| Title | | |
|---------------|-----------------------------|----------------|
| CPU(4/7): PWR | | |
| Size | Document Number | Rev |
| Custom | Colossus | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 7 of 103 |

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)


M3 - Processor Generated SO-DIMM VREF_DQ

33A



VCC_GFXCORE 470U*2 22U*6
Under Socket and Closed to CPU




VCC_GFXCORE 22U*6
Closed to CPU Socket



1.5A
1D8V_S0




POWER



| H_VCCP_SEL | Voltage |
|------------|---------|
| 1 | 1.05V |
| 0 | 1.0V |

SNB: No Connect
IVB: VSS

S3 Power Reduction Circuit Processor VREF_DQ Implementation



14 M_VREF_DQ_DIMM0 <<<

15 M_VREF_DQ_DIMM1 <<<

12~16A

6A

0D85V_S0

VCCSA_SENSE

H_FC_C22 VCCSA_SEL

H_VCCP_SEL

H_SNB_IVB# PWRCTRL

R817 0R2J-2-GP

R818 0R2J-2-GP

R801 100R2J-2-GP

R803 100KR2J-1-GP

R805 0R2J-2-GP

R807 0R2J-2-GP

R808 0R2J-2-GP

R809 0R2J-2-GP

R810 0R2J-2-GP

R811 0R2J-2-GP

R812 0R2J-2-GP

R813 0R2J-2-GP

R814 0R2J-2-GP

R815 0R2J-2-GP

R816 1KR2F-3-GP

R817 0R2J-2-GP

R818 0R2J-2-GP

R819 0R2J-2-GP

R820 0R2J-2-GP

R821 0R2J-2-GP

R822 0R2J-2-GP

R823 0R2J-2-GP

R824 0R2J-2-GP

R825 0R2J-2-GP

R826 0R2J-2-GP

R827 0R2J-2-GP

R828 0R2J-2-GP

R829 0R2J-2-GP

R830 0R2J-2-GP

R831 0R2J-2-GP

R832 0R2J-2-GP

R833 0R2J-2-GP

R834 0R2J-2-GP

R835 0R2J-2-GP

R836 0R2J-2-GP

R837 0R2J-2-GP

R838 0R2J-2-GP

R839 0R2J-2-GP

R840 0R2J-2-GP

R841 0R2J-2-GP

R842 0R2J-2-GP

R843 0R2J-2-GP

R844 0R2J-2-GP

R845 0R2J-2-GP

R846 0R2J-2-GP

R847 0R2J-2-GP

R848 0R2J-2-GP

R849 0R2J-2-GP

R850 0R2J-2-GP

R851 0R2J-2-GP

R852 0R2J-2-GP

R853 0R2J-2-GP

R854 0R2J-2-GP

R855 0R2J-2-GP

R856 0R2J-2-GP

R857 0R2J-2-GP

R858 0R2J-2-GP

R859 0R2J-2-GP

R860 0R2J-2-GP

R861 0R2J-2-GP

R862 0R2J-2-GP

R863 0R2J-2-GP

R864 0R2J-2-GP

R865 0R2J-2-GP

R866 0R2J-2-GP

R867 0R2J-2-GP

R868 0R2J-2-GP

R869 0R2J-2-GP

R870 0R2J-2-GP

R871 0R2J-2-GP

R872 0R2J-2-GP

R873 0R2J-2-GP

R874 0R2J-2-GP

R875 0R2J-2-GP

R876 0R2J-2-GP

R877 0R2J-2-GP

R878 0R2J-2-GP

R879 0R2J-2-GP

R880 0R2J-2-GP

R881 0R2J-2-GP

R882 0R2J-2-GP

R883 0R2J-2-GP

R884 0R2J-2-GP

R885 0R2J-2-GP

R886 0R2J-2-GP

R887 0R2J-2-GP

R888 0R2J-2-GP

R889 0R2J-2-GP

R890 0R2J-2-GP

R891 0R2J-2-GP

R892 0R2J-2-GP

R893 0R2J-2-GP

R894 0R2J-2-GP

R895 0R2J-2-GP

R896 0R2J-2-GP

R897 0R2J-2-GP

R898 0R2J-2-GP

R899 0R2J-2-GP

R900 0R2J-2-GP

R901 0R2J-2-GP

R902 0R2J-2-GP

R903 0R2J-2-GP

R904 0R2J-2-GP

R905 0R2J-2-GP

R906 0R2J-2-GP

R907 0R2J-2-GP

R908 0R2J-2-GP

R909 0R2J-2-GP

R910 0R2J-2-GP

R911 0R2J-2-GP

R912 0R2J-2-GP

R913 0R2J-2-GP

R914 0R2J-2-GP

R915 0R2J-2-GP

R916 0R2J-2-GP

R917 0R2J-2-GP

R918 0R2J-2-GP

R919 0R2J-2-GP

R920 0R2J-2-GP

R921 0R2J-2-GP

R922 0R2J-2-GP

R923 0R2J-2-GP

R924 0R2J-2-GP

R925 0R2J-2-GP

R926 0R2J-2-GP

R927 0R2J-2-GP

R928 0R2J-2-GP

R929 0R2J-2-GP

R930 0R2J-2-GP

R931 0R2J-2-GP

R932 0R2J-2-GP

R933 0R2J-2-GP

R934 0R2J-2-GP

R935 0R2J-2-GP

R936 0R2J-2-GP

R937 0R2J-2-GP

R938 0R2J-2-GP

R939 0R2J-2-GP

R940 0R2J-2-GP

R941 0R2J-2-GP

R942 0R2J-2-GP

R943 0R2J-2-GP

R944 0R2J-2-GP

R945 0R2J-2-GP

R946 0R2J-2-GP

R947 0R2J-2-GP

R948 0R2J-2-GP

R949 0R2J-2-GP

R950 0R2J-2-GP

R951 0R2J-2-GP

R952 0R2J-2-GP

R953 0R2J-2-GP

R954 0R2J-2-GP

R955 0R2J-2-GP

R956 0R2J-2-GP

R957 0R2J-2-GP

R958 0R2J-2-GP

R959 0R2J-2-GP

R960 0R2J-2-GP

R961 0R2J-2-GP

R962 0R2J-2-GP

R963 0R2J-2-GP

R964 0R2J-2-GP

R965 0R2J-2-GP

R966 0R2J-2-GP

R967 0R2J-2-GP

R968 0R2J-2-GP

R969 0R2J-2-GP

R970 0R2J-2-GP

R971 0R2J-2-GP

R972 0R2J-2-GP

R973 0R2J-2-GP

R974 0R2J-2-GP

R975 0R2J-2-GP

R976 0R2J-2-GP

R977 0R2J-2-GP

R978 0R2J-2-GP

R979 0R2J-2-GP

R980 0R2J-2-GP

R981 0R2J-2-GP

R982 0R2J-2-GP

R983 0R2J-2-GP

R984 0R2J-2-GP

R985 0R2J-2-GP

WWW.AliSaler.com



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|--------|-----------------------------|----------|--------------------------|
| Title | | | CPU(5/7): GFX/PWR |
| Size | Document Number | Rev | |
| Custom | Colossus | 1 | |
| Date: | Wednesday, January 04, 2012 | Sheet | 8 of 103 |

CPU(6/7)

IVY BRIDGE PROCESSOR (GND)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (6/7):GND

Size
A3

Document Number

Colossus


Rev
1

Date: Monday, December 26, 2011

Sheet 9 of 103

CPU(7/7)

IVY BRIDGE PROCESSOR (RESERVED)



(Blanking)

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 12 of 103

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AOAC

Size

Document Number

Rev

A3

Colossus



1

Date: Monday, December 26, 2011

Sheet 13 of 103

DIMM1 REVERSED

M_A_DQS#7[0] 6
 M_A_DQS#7[0] 6
 M_A_A[15:0] 6




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
 Place these Caps near
 SO-DIMMA.



010412 Update connector HP P/N,
 handle control but not change library

H=9.2mm


62.10017.U01
 2nd = 62.10017.U01
 3rd = 62.10024.H81

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
 Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-----------------------------------|-----------------|----------|-------|
| Title | DDR3 SO-DIMM1 | | |
| Size | Document Number | Colossus | Rev 1 |
| Customer | | | |
| Date: Wednesday, January 04, 2012 | Sheet 14 | of | 103 |

DIMM2 REVERSED



www.AliSaler.com

(Blanking)


INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



LAYOUT NOTE:

| | | | |
|----------|--------------|------------------------|-----|
| JTAG_TMS | TERMINATIONS | NEED TO BE PLACED NEAR | PCH |
| JTAG_TDI | TERMINATIONS | NEED TO BE PLACED NEAR | PCH |
| JTAG_TDO | TERMINATIONS | NEED TO BE PLACED NEAR | XDP |
| JTAG_TCK | TERMINATIONS | NEED TO BE PLACED NEAR | PCH |

RTC Battery



<Core Design

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




| | | | |
|--------------------------------|-----------------------------|-------------|----------|
| Title | | | |
| PCH(1/9): HDA/JTAG/SATA | | | |
| Size A3 | Document Number | | Rev |
| | Colossus | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 17 of | 103 |

PCH1B 2 OF 10



| | |
|---|-------------------|
| DSWODVREN On Die DSW VR Enable | |
| HIGH (R1917 STUFFED, R1901 UNSTUFFED) | Enabled (DEFAULT) |
| LOW (R1917 UNSTUFFED, R1901 STUFFED) | Disabled |

The diagram illustrates the connection of the DSWODVREN signal to the RTC_AUX_S5 signal. A 330K R2-H1-GP resistor is used to connect the two signals. The R1901 pin of the resistor is connected to the DSWODVREN signal, and the R1917 pin is connected to the RTC_AUX_S5 signal. The other end of the resistor is connected to ground.




| Signal Name | Platform With M3 Support (e.g., Intel AMT) | Platform Without M3 Support |
|---------------------|---|--|
| SUSPWRDNACK(GPIO30) | Required | Required |
| ACPRESENT(GPIO31) | Required | Required |
| SLP_A# | Required | (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecprive. |

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-----------------------------|-----------------------------|-------------|----------|
| Title | | | |
| PCH(3/9): DMI/FDI/PM | | | |
| Size A3 | Document Number | | Rev |
| | Colossus | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 19 of | 103 |

PCH(4/9)



CLOSED IN PCH1

PCH(5/9)

USB2.0 Table





| USB | |
|------|---------------------|
| Pair | Device |
| 0 | USB 3.0 I/O CONN. |
| 1 | N/A |
| 2 | USB 3.0 I/O CONN. |
| 3 | USB 3.0 I/O CONN. |
| 4 | FREE |
| 5 | BT WLAN combo |
| 6 | FREE |
| 7 | FREE |
| 8 | Fingerprint |
| 9 | USB 2.0 CONN(Debug) |
| 10 | Camera |
| 11 | FREE |
| 12 | FREE |
| 13 | FREE |

USB3.0 Table

| USB | |
|------|-----------------------|
| Pair | Device |
| 1 | I/O CONN. 1 LEFT_DOWN |
| 2 | FREE |
| 3 | I/O CONN. 2 LEFT_UP |
| 4 | I/O CONN. 3 RIGHT_UP |

BOOT BIOS Strap

| BOOT BIOS Strap | | |
|----------------------|----------------|--------------------|
| GNT1#/ <u>GPIO51</u> | SATA1GP/GPIO19 | BOOT BIOS Location |
| 0 | 0 | LPC |
| 0 | 1 | Reserved |
| 1 | 0 | Reserved |
| 1 | 1 | SPI(Default) |





| USB 3.0 Port | USB 2.0 Port |
|--------------|--------------|
| Port 1 | Port 0 |
| Port 2 | Port 1 |
| Port 3 | Port 2 |
| Port 4 | Port 3 |

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | | | |
|------------------------------|-----------------------------|-------------|----------|
| Title | | | |
| PCH(5/9): PCI/USB/NVM | | | |
| Size A3 | Document Number | | Rev |
| | Colossus | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 21 of | 103 |

PCH(6/9)



VCC_PCH: 6A

PCH(7/9)



POWER



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH(8/9): PWR2

Colossus

103

PCH(9/9)

| PCH11 | | | 9 OF 10 | | |
|-------|--------|--------|---------|--|--|
| AY4 | VSS159 | VSS259 | H46 | | |
| AY42 | VSS160 | VSS260 | K18 | | |
| AY46 | VSS161 | VSS261 | K26 | | |
| AY8 | VSS162 | VSS262 | K39 | | |
| B11 | VSS163 | VSS263 | K46 | | |
| B15 | VSS164 | VSS264 | K7 | | |
| B19 | VSS165 | VSS265 | L18 | | |
| B23 | VSS166 | VSS266 | L2 | | |
| B27 | VSS167 | VSS267 | L20 | | |
| B31 | VSS168 | VSS268 | L26 | | |
| B35 | VSS169 | VSS269 | L28 | | |
| B39 | VSS170 | VSS270 | L36 | | |
| B7 | VSS171 | VSS271 | L48 | | |
| F45 | VSS172 | VSS272 | M12 | | |
| BB12 | VSS173 | VSS273 | P16 | | |
| BB16 | VSS174 | VSS274 | M18 | | |
| BB20 | VSS175 | VSS275 | M22 | | |
| BB22 | VSS176 | VSS276 | M24 | | |
| BB24 | VSS177 | VSS277 | M30 | | |
| BB28 | VSS178 | VSS278 | M32 | | |
| BB30 | VSS179 | VSS279 | M34 | | |
| BB38 | VSS180 | VSS280 | M38 | | |
| BB4 | VSS181 | VSS281 | M4 | | |
| BB46 | VSS182 | VSS282 | M42 | | |
| BC14 | VSS183 | VSS283 | M46 | | |
| BC18 | VSS184 | VSS284 | M8 | | |
| BC2 | VSS185 | VSS285 | N18 | | |
| BC22 | VSS186 | VSS286 | P30 | | |
| BC26 | VSS187 | VSS287 | N47 | | |
| BC32 | VSS188 | VSS288 | P11 | | |
| BC34 | VSS189 | VSS289 | P18 | | |
| BC36 | VSS190 | VSS290 | T33 | | |
| BC40 | VSS191 | VSS291 | P40 | | |
| BC42 | VSS192 | VSS292 | P43 | | |
| BC48 | VSS193 | VSS293 | P47 | | |
| BD46 | VSS194 | VSS294 | P7 | | |
| BD5 | VSS195 | VSS295 | R2 | | |
| BE22 | VSS196 | VSS296 | R48 | | |
| BE26 | VSS197 | VSS297 | T12 | | |
| BE40 | VSS198 | VSS298 | T31 | | |
| BE10 | VSS199 | VSS299 | T37 | | |
| BE12 | VSS200 | VSS300 | T4 | | |
| BE16 | VSS201 | VSS301 | W34 | | |
| BE20 | VSS202 | VSS302 | T46 | | |
| BE22 | VSS203 | VSS303 | T47 | | |
| BE24 | VSS204 | VSS304 | T8 | | |
| BE26 | VSS205 | VSS305 | V11 | | |
| BE28 | VSS206 | VSS306 | V17 | | |
| BD3 | VSS207 | VSS307 | V26 | | |
| BF30 | VSS208 | VSS308 | V27 | | |
| BF38 | VSS209 | VSS309 | V29 | | |
| BF40 | VSS210 | VSS310 | V31 | | |
| BF8 | VSS211 | VSS311 | V36 | | |
| BG17 | VSS212 | VSS312 | V39 | | |
| BG21 | VSS213 | VSS313 | V43 | | |
| BG33 | VSS214 | VSS314 | V7 | | |
| BG44 | VSS215 | VSS315 | W17 | | |
| BG8 | VSS216 | VSS316 | W19 | | |
| BH11 | VSS217 | VSS317 | W2 | | |
| BH15 | VSS218 | VSS318 | W27 | | |
| BH17 | VSS219 | VSS319 | W48 | | |
| BH19 | VSS220 | VSS320 | X12 | | |
| H10 | VSS221 | VSS321 | Y4 | | |
| BH27 | VSS222 | VSS322 | Y42 | | |
| BH31 | VSS223 | VSS323 | Y46 | | |
| BH33 | VSS224 | VSS324 | Y8 | | |
| BH35 | VSS225 | VSS325 | Y8 | | |
| BH39 | VSS226 | VSS326 | Y8 | | |
| BH43 | VSS227 | VSS327 | Y8 | | |
| BH7 | VSS228 | VSS328 | Y8 | | |
| D3 | VSS229 | VSS329 | Y8 | | |
| D12 | VSS230 | VSS330 | Y8 | | |
| D16 | VSS231 | VSS331 | Y8 | | |
| D18 | VSS232 | VSS332 | Y8 | | |
| D22 | VSS233 | VSS333 | Y8 | | |
| D24 | VSS234 | VSS334 | Y8 | | |
| D26 | VSS235 | VSS335 | Y8 | | |
| D30 | VSS236 | VSS336 | Y8 | | |
| D32 | VSS237 | VSS337 | Y8 | | |
| D34 | VSS238 | VSS338 | Y8 | | |
| D38 | VSS239 | VSS339 | Y8 | | |
| D42 | VSS240 | VSS340 | Y8 | | |
| D8 | VSS241 | VSS341 | Y8 | | |
| E18 | VSS242 | VSS342 | Y8 | | |
| E26 | VSS243 | VSS343 | Y8 | | |
| G18 | VSS244 | VSS344 | Y8 | | |
| G20 | VSS245 | VSS345 | Y8 | | |
| G26 | VSS246 | VSS346 | Y8 | | |
| G28 | VSS247 | VSS347 | Y8 | | |
| G36 | VSS248 | VSS348 | Y8 | | |
| G48 | VSS249 | VSS349 | Y8 | | |
| H12 | VSS250 | VSS350 | Y8 | | |
| H18 | VSS251 | VSS351 | Y8 | | |
| H22 | VSS252 | VSS352 | Y8 | | |
| H24 | VSS253 | | | | |
| H26 | VSS254 | | | | |
| H30 | VSS255 | | | | |
| H32 | VSS256 | | | | |
| H34 | VSS257 | | | | |
| F3 | VSS258 | | | | |

| PCH1H | | | 8 OF 10 | | |
|-------|-------|--------|---------|--|--|
| H5 | VSS0 | | | | |
| AA17 | VSS1 | VSS80 | AK38 | | |
| AA2 | VSS2 | VSS81 | AK4 | | |
| AA3 | VSS3 | VSS82 | AK42 | | |
| AA33 | VSS4 | VSS83 | AK46 | | |
| AA34 | VSS5 | VSS84 | AK8 | | |
| AB11 | VSS6 | VSS85 | AL16 | | |
| AB14 | VSS7 | VSS86 | AL17 | | |
| AB39 | VSS8 | VSS87 | AL19 | | |
| AB4 | VSS9 | VSS88 | AL2 | | |
| AB5 | VSS10 | VSS89 | AL21 | | |
| AB7 | VSS11 | VSS90 | AL23 | | |
| AC19 | VSS12 | VSS91 | AL26 | | |
| AC2 | VSS13 | VSS92 | AL27 | | |
| AC21 | VSS14 | VSS93 | AL31 | | |
| AC24 | VSS15 | VSS94 | AL33 | | |
| AC33 | VSS16 | VSS95 | AL34 | | |
| AC34 | VSS17 | VSS96 | AM11 | | |
| AC48 | VSS18 | VSS97 | AM14 | | |
| AD10 | VSS19 | VSS98 | AM14 | | |
| AD11 | VSS20 | VSS99 | AM36 | | |
| AD12 | VSS21 | VSS100 | AM39 | | |
| AD13 | VSS22 | VSS101 | AM43 | | |
| AD19 | VSS23 | VSS102 | AM45 | | |
| AD24 | VSS24 | VSS103 | AM46 | | |
| AD26 | VSS25 | VSS104 | AM7 | | |
| AD27 | VSS26 | VSS105 | AN2 | | |
| AD33 | VSS27 | VSS106 | AN29 | | |
| AD34 | VSS28 | VSS107 | AN3 | | |
| AD36 | VSS29 | VSS108 | AN31 | | |
| AD37 | VSS30 | VSS109 | AP12 | | |
| AD38 | VSS31 | VSS110 | AP19 | | |
| AD39 | VSS32 | VSS111 | AP28 | | |
| AD4 | VSS33 | VSS112 | AP30 | | |
| AD40 | VSS34 | VSS113 | AP32 | | |
| AD42 | VSS35 | VSS114 | AP38 | | |
| AD43 | VSS36 | VSS115 | AP4 | | |
| AD45 | VSS37 | VSS116 | AP42 | | |
| AD46 | VSS38 | VSS117 | AP46 | | |
| AD8 | VSS39 | VSS118 | AP8 | | |
| AE2 | VSS40 | VSS119 | AR2 | | |
| AE3 | VSS41 | VSS120 | AR48 | | |
| AE10 | VSS42 | VSS121 | AT11 | | |
| AE12 | VSS43 | VSS122 | AT13 | | |
| AE14 | VSS44 | VSS123 | AT18 | | |
| AE16 | VSS45 | VSS124 | AT22 | | |
| AE18 | VSS46 | VSS125 | AT26 | | |
| AE24 | VSS47 | VSS126 | AT28 | | |
| AE26 | VSS48 | VSS127 | AT30 | | |
| AE27 | VSS49 | VSS128 | AT32 | | |
| AE29 | VSS50 | VSS129 | AT34 | | |
| AE31 | VSS51 | VSS130 | AT39 | | |
| AE38 | VSS52 | VSS131 | AT42 | | |
| AF4 | VSS53 | VSS132 | AT46 | | |
| AF42 | VSS54 | VSS133 | AT7 | | |
| AF46 | VSS55 | VSS134 | AT7 | | |
| AF5 | VSS56 | VSS135 | AT7 | | |
| AF7 | VSS57 | VSS136 | AT7 | | |
| AF8 | VSS58 | VSS137 | AT7 | | |
| AG19 | VSS59 | VSS138 | AT7 | | |
| AG2 | VSS60 | VSS139 | AT7 | | |
| AG31 | VSS61 | VSS140 | AT7 | | |
| AG48 | VSS62 | VSS141 | AT7 | | |
| AH11 | VSS63 | VSS142 | AT7 | | |
| AH3 | VSS64 | VSS143 | AT7 | | |
| AH36 | VSS65 | VSS144 | AT7 | | |
| AH39 | VSS66 | VSS145 | AT7 | | |
| AH40 | VSS67 | VSS146 | AT7 | | |
| AH42 | VSS68 | VSS147 | AT7 | | |
| AH46 | VSS69 | VSS148 | AT7 | | |
| AH7 | VSS70 | VSS149 | AT7 | | |
| AJ19 | VSS71 | VSS150 | AT7 | | |
| AJ21 | VSS72 | VSS151 | AT7 | | |
| AJ24 | VSS73 | VSS152 | AT7 | | |
| AJ33 | VSS74 | VSS153 | AT7 | | |
| AJ34 | VSS75 | VSS154 | AT7 | | |
| AK12 | VSS76 | VSS155 | AT7 | | |
| AK3 | VSS77 | VSS156 | AT7 | | |
| | VSS78 | VSS157 | AT7 | | |
| | VSS79 | VSS158 | AT7 | | |

PANTHER-GP-NF

GP

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(9/9): GND

Size
A3

Document Number

Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

Document Number

Rev

A3

Colossus

1


Date: Monday, December 26, 2011

Sheet 26 of 103

1

$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

where T is the trip temperature in Centigrade. R_{SET} is the set-point resistance.




Global Mixed-mode Technology Inc. G709/G710

Pin Description










| PIN | NAME | FUNCTION |
|------|------|--|
| G709 | G710 | |
| 1 | 1 | SET Temperature Set Point. Connect an external 1% resistor from SET to GND to set trip point. |
| 2 | 2 | GND Ground |
| 3 | 3 | OT Open-Drain Active Low Output. |
| 4 | 4 | HYST Hysteresis Selection. Hysteresis is 10°C for HYST = V _{CC} , 2°C for HYST = GND. |
| 5 | 5 | N.C. Not Connected. |
| 5 | 6 | VCC Power-Supply Input. |

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|----------------------|-----------------|-----------|-----------------------|-----|-----------------------|------|
| HYST Input Threshold | V _{IH} | | 0.7 x V _{CC} | --- | --- | V |
| | V _{IL} | | --- | --- | 0.3 x V _{CC} | V |




WWW.AliSaler.com

AUDIO CODEC(92HD91)




WOOFER
WOOFER
WOOFER

WOOFER
WOOFER
WOOFER



USE EFuse No ASF




Avoid Leakage


LanChip Power

+3.3V_LAN_S5 Rising time (10%~90%)
Spec >1ms and <100ms


LAN CHIP-RTL8111F



Regout power plane(1D05V)




60 mils




Lan Power Inductance Spec
(1) IDC >= 600mA
(2) Tolerance < 20%
(3) RDC <= 0.8ohms(Max)
(4) Efficiency >= 80%

Regout Switch




ENSWREG (REGOUT 1D05V)
PH = Enable
PL = Disable




Using Efuse
Without ASF

25MHz Crystal




KBC Reserved Pin
Isolate# => Low , Isolate LanChip
GPO => EFuse LanChip

Isolate Strap Pin




RTS5229

-1 12/15 0201 0 Ohm change to short pad



(RTS5229)U3201 closed near

Vendor info update design issue



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|-----------------------------|--|---------------------|-----------|
| Title | | | Card Reader-RTS5229 | |
| Size | Document Number | | Rev | |
| A3 | Colossus | | 1 | |
| Date: | Wednesday, January 04, 2012 | | Sheet | 32 of 103 |

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title1394

SizeA3

Document NumberColossus



Rev1

Date: Monday, December 26, 2011Sheet 33 of 103

(Blanking)



(Blanking)

Power Sequence



ANNIE Run Power


Run power follow TOP-1




WWW.AliSaler.com

(Blanking)


Adaptor in to generate DCBATOUT



| Pin | Description | Wire color |
|-------|-------------|------------|
| Pin1 | White LED | White |
| Pin2 | Amber LED | Yellow |
| Pin3 | ID | Brown |
| Pin4 | GND | Black |
| Pin5 | GND | Black |
| Pin6 | GND | Black |
| Pin7 | - | |
| Pin8 | +VA | Red |
| Pin9 | +VA | Red |
| Pin10 | +VA | Red |





-1 1222 PR3802 to save 100mW when battery full.



AC Present = White
Standby = White pulsing
Charging = Amber
*LED's are off if no AC jack plugged in

-1 1222 PR3802 to save 100mW when battery full.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A4


Date: Wednesday, January 04, 2012

Document Number

Sheet 38 of 103

Rev 1


BATT Connector



3. Interface


Connector ; 8pin
(Alltop C19029-10803-B, Foxconn BR0208C-B61H5-4H, Octek BTK-08ABEB)

| Pin No. | Symbol | Description |
|---------|--------|---|
| 1 | BATT+ | Batt+, Battery Positive Terminal |
| 2 | BATT+ | Batt+, Battery Positive Terminal |
| 3 | SMD | SMBus data interface I/O pin |
| 4 | SMC | SMBus clock interface I/O pin |
| 5 | ID | Open |
| 6 | B/I | Connect to thermistor (103AT2 equivalent) |
| 7 | GND | Batt-, Battery Negative Terminal |
| 8 | GND | Batt-, Battery Negative Terminal |




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|------------------|-----------------------------|-------------|----------|
| Title | | | |
| BATT CONN | | | |
| Size A3 | Document Number | | Rev 1 |
| | Colossus | | |
| Date: | Wednesday, January 04, 2012 | Sheet 39 of | 103 |



| AD+ total power | R1 | R2 |
|-----------------|-------|-------|
| 65W | 178K | 23.7K |
| 90W | 121K | 23.7K |
| 120W | 84.5K | 23.7K |










SSID = CPU.Regulator

Volterra's suggestion:
The total output MLCC is 30x22uF for 3-PHASE VCC
The total output MLCC is 20x22uF+4x10uF for 2-PHASE VCCAXG


| Boot Voltage | PR4265 | PR4204 |
|--------------|--------|--------|
| 0V | 887ohm | 825ohm |
| 1V | 215ohm | 191ohm |






```
SSID = PWR.Plane.Regulator_1p5v0p75v
```

1D5V_S3 / 0D75V_S0




+0.75VS
Iomax: 1.2A

$$V_{out} = 0.75 * (1 + R1/R2)$$


Close to output cap pin1, not inside of the output cap

RT8068A for 1D8V_S0



TPS51461 for VCCSA




| VID0 | VID1 | VCCSA |
|------|------|--------|
| L | L | 0.9V |
| L | H | 0.8V |
| H | L | 0.725V |
| H | H | 0.675V |








<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|----------------|-----------------------------|-----------------|
| Title | | |
| TPS51461 VCCSA | | |
| Size | Document Number | Rev |
| A3 | Colossus | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 48 of 103 |



FUSE
Main: 69.50007.A41
Second: 69.50007.A31



CAP CLOSED IN LVDS1

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD Connector**


Size A3 Document Number: **Colossus** Rev: **1**

Date: Wednesday, January 04, 2012 Sheet 49 of 103


CRT Connector




CRT DDCDATA & DDCCLK level shift
Pull High 5V Design on CRT Board



CRT RGB




CRT Hsync & Vsync level shift




WWW.AliSaler.com


HDMI Level Shifter & CONNECTOR



Close to GPU



Close to HDMI Connector




2ND = 84.2N702.E3F

Routing Guidelines:


CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).

The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN


22.10296.711

2ND = 22.10296.751



84.03904.L06

2nd = 84.03904.P11




D5102

BAW56-5-GP
88 88858 811

83.00056.Q11
2nd = 83.00056.G11

3RD = 83.00056.K11



84.2N702.J31
2ND = 84.2N702.W31

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Conn

Size

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 51 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 52 of 103


(Blanking)

(Blanking)



(Blanking)

SATA HDD1 Connector



CHECK HDD conn model pin define_ME wire




SATA HDD2 Connector



ODD Connector





SATA Zero Power ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

SUPPORT ZERO SATA ODD



WWW.AliSaler.com

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: HDD/ODD

Size: A3 Document Number: Colossus

Date: Wednesday, January 04, 2012 Sheet 56 of 103

Rev 1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size

Document Number

Rev

A3


Colossus

1

Date: Monday, December 26, 2011

Sheet 57 of 103

Main Speaker Connector




Colse to Codec


GAIN 18dB

| G1 | G0 | V/V | Gain |
|----|----|-----|------|
| 0 | 0 | 2 | 6 |
| 0 | 1 | 4 | 12 |
| 1 | 0 | 8 | 18 |
| 1 | 1 | 16 | 24 |

2ND Speaker Connector



2nd Speaker AMP



GND
near by CODEC

-1:12/09 R58010.R58011 Change into R5810 R5811

WWW.AliSaler.com

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER CONN

Size
A3

Document Number



Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 58 of 103

close to XF1



- (2) Route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) Pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|--------------------------------|-----------------------------|-------------|----------|
| Title | | | |
| <i>RJ45+Transformer</i> | | | |
| Size A3 | Document Number | | Rev |
| | Colossus | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 59 of | 103 |


SPI FLASH ROM (8M byte) for PCH & KBC

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



RESERVED USB 2.0/3.0 BD

SSID = USB

Power switcher Low active

WWW.AliSaler.com

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

USB Power SW_USB IO

Size
A

| | |
|-----------------|--|
| Document Number | |
|-----------------|--|


Colossus

| | |
|-----|---|
| Rev | 1 |
|-----|---|

Date: Wednesday, January 04, 2012

Sheet 61 of 103


Power switcher Low active





USB 3.0 Connector Pin definition

| Pin | Definition |
|-----|--------------------------|
| 1 | POWER |
| 2 | USB 2.0 D- |
| 3 | USB 2.0 D+ |
| 4 | GND |
| 5 | StdA_SSRX- SuperSpeed RX |
| 6 | StdA_SSRX+ SuperSpeed RX |
| 7 | GND |
| 8 | StdA_SSTX- SuperSpeed TX |
| 9 | StdA_SSTX+ SuperSpeed TX |


USB3_1




USB3_2



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|----------------------------------|-----------------|-----|
| Title | Document Number | Rev |
| Size A3 | Colossus | 1 |
| Date: Thursday, January 05, 2012 | Sheet 62 of 103 | |

(Blanking)

Finger Printer



-1 12/23 FP1 change source

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print Conn

Size

A4

Document Number

Colossus

Rev

1

Date: Wednesday, January 04, 2012

Sheet 64 of 103


SSID = Wireless

Mini-Card--WLAN

Half minicard

Mini-Card--WLAN

Half minicard



| Pin | Active | Function |
|-----|----------|------------------------|
| 5 | High(3V) | GPIO/BT_WAKE |
| 20 | High(3V) | WIFI_Enable |
| 47 | Reserved | BT_PRSEL(coexistence) |
| 51 | Reserved | BTCX_STAT(coexistence) |

2ND = 20.F1697.052
3RD = Main:62.10043.F91

677869-FM8

| | |
|-----|------------|
| 1st | 677869-FM8 |
| 2nd | 677869-AM8 |
| 3rd | 677869-BM8 |
| 4th | 677869-LM8 |

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | |
|-------|--------------------------------------|
| Title | MINICARD(WLAN+Bluetooth)/CONN |
|-------|--------------------------------------|

| | | |
|------------|------------------------------------|-----------------|
| Size A4 | Document Number Colossus | Rev 1 |
|------------|------------------------------------|-----------------|

Date: Wednesday, January 04, 2012 Sheet 65 of 103

WWW.AliSaler.com


(Blanking)

(Blanking)


SSID = User.Interface

On Keyboard LEDs


Cap locks LED (White)




Mute LED (Amber)



Wireless LED (White-On, Amber-Off)



Touchpad LED (Amber)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size
A4

Document Number

Colossus

Rev
1


Date: Wednesday, January 04, 2012

Sheet 68 of


103

SSID = KBC


Internal KeyBoard Connector




KB_BL_DETECT
HIGH = BL SKU
LOW = NON-BL SKU




Internal KeyBoard Backlight Connector



A Cover Logo Backlight




Touch Pad



(Hall sensor at Power BD)

DEBUG BD for Factory Test



ZZ.00PAD.Y41

-1 0102

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

Dubug connector

Size
A4

| |
|-----------------|
| Document Number |
|-----------------|

Colossus

Rev
1


Date: Wednesday, January 04, 2012

| | | | |
|-------|----|----|-----|
| Sheet | 71 | of | 103 |
|-------|----|----|-----|

(Blanking)

(Blanking)

2 IN1 CARD-READER (SD/MMC)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 74 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A3

Document Number
Colossus

Rev
1


Date: Monday, December 26, 2011Sheet 75 of 103

(Blanking)

(Blanking)

(Blanking)

ACCELEROMETER



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ACCELEROMETER

Size
A4

Document Number

Colossus

Rev
1


Date: Wednesday, January 04, 2012

Sheet 79 of 103


(Blanking)

(Blanking)


Card Reader BD 15"=DY 17"=PHASE IN




POWER BUTTON BD



USB BD(USB3.0*1+USB2.0*1)



TOUCHPAD BD PAGE 69






10U mid TO GPU


POWER IC

1.05V +/- 3%
120mA
(See NV DG)

LVDS Interface




HDMI Interface



<Variant Name>

緯創資通 Wistron Corporation
21F, 6B, Sec.1, Hsin Tie Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

| | | | |
|---------------------------------|-----------------|-----|-----------------|
| Title | | | GPU Memory(2/5) |
| Size | Document Number | Rev | |
| A2 | Colossus | 1 | |
| Date: Monday, December 26, 2011 | | | Sheet 84 of 103 |



| GPU | N13P-GT ES | N13P-GL |
|----------|-----------------|-----------------|
| STRAP 0 | PULL UP 45.3K | PULL UP 45.3K |
| STRAP 1 | PULL DOWN 34.8K | PULL DOWN 45.3K |
| STRAP 2 | PULL UP 20K | PULL UP 10K |
| STRAP 3 | PULL DOWN 4.99K | PULL DOWN 4.99K |
| STRAP 4 | PULL DOWN 10K | PULL DOWN 10K |
| ROM_S0 | PULL UP 10K | PULL DOWN 30.1K |
| ROM_SCLK | PULL UP 4.99K | PULL DOWN 15K |

| V-RAM | ROM_S1 |
|-----------------------|-----------------|
| 64M*16 DDR3 Samsung | PULL DOWN 20K |
| 64M*16 DDR3 Hynix | PULL DOWN 15K |
| 128M*16 DDR3 Samsung | PULL DOWN 45.3K |
| 128M*16 DDR3 Hynix | PULL DOWN 34.8K |
| 64M*16 GDDR5 Samsung | PULL DOWN 45.3K |
| 64M*16 GDDR5 Hynix | PULL DOWN 34.8K |
| 128M*16 GDDR5 Samsung | PULL DOWN 30.1K |
| 128M*16 GDDR5 Hynix | PULL DOWN 24.9K |

LOCK BY NV

NV request to need to be kept


| Strap Option for N13P-GL/LP/GS/GT | | | | | | | | | |
|-----------------------------------|----------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|--|------------------------|---------------------|--|
| Strap Name | GPU SKU | Logical strapping name bit2 | Logical strapping name bit2 | Logical strapping name bit1 | Logical strapping name bit0 | Set your ROM according to this column | | Comment from NVIDIA | |
| ROM_S0 | N13P-GL | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |
| | N13P-GLP | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |
| | N13P-LP | 1 | 0 | 0 | 0 | PULL UP 10K | | | |
| | N13P-GS | 1 | 0 | 0 | 0 | PULL UP 10K | | | |
| | N13P-GT | 1 | 0 | 0 | 0 | PULL UP 10K | | | |
| | N13P-GLT | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |
| ROM_SCLK | N13P-GL | 0 | 0 | 0 | 0 | PULL DOWN 15K | | | |
| | N13P-GLP | 0 | 0 | 0 | 0 | PULL DOWN 15K | | | |
| | N13P-LP | 1 | 0 | 0 | 0 | PULL UP 4.99K | | | |
| | N13P-GS | 1 | 0 | 0 | 0 | PULL UP 4.99K | | | |
| | N13P-GT | 1 | 0 | 0 | 0 | PULL UP 4.99K | | | |
| | N13P-GLT | 1 | 0 | 0 | 0 | PULL UP 4.99K | | | |
| ROM_S1 | Hynix | X | X | X | X | This is depends on what You see you will see. Please check latest RVL. | | | |
| | Samsung | X | X | X | X | | | | |
| STRAP2 | N13P-GL | 1 | 0 | 0 | 0 | PULL UP 10K | N13P-GL DID => 8x40E8 | | |
| | N13P-GLP | 1 | 0 | 0 | 0 | PULL UP 4.99K | N13P-GLP DID => 8x40E8 | | |
| | N13P-LP | 0 | 0 | 1 | 0 | PULL DOWN 20K | N13P-LP DID => 8x40F0 | | |
| | N13P-GS | 0 | 0 | 1 | 0 | PULL DOWN 15K | N13P-GS DID => 8x40F0 | | |
| | N13P-GT | 0 | 0 | 0 | 0 | PULL DOWN 10K | N13P-GT DID => 8x40F1 | | |
| | N13P-GLT | 1 | 0 | 0 | 0 | PULL UP 4.99K | N13P-GLT DID => 8x40E8 | | |
| STRAP1 | N13P-GL | 0 | 0 | 0 | 0 | PULL UP 4.99K | | | |
| | N13P-GLP | 0 | 0 | 0 | 0 | PULL DOWN 45.3K | | | |
| | N13P-LP | 0 | 1 | 1 | 0 | PULL DOWN 45.3K | | | |
| | N13P-GS | 0 | 1 | 1 | 0 | PULL DOWN 34.8K | | | |
| | N13P-GT | 0 | 1 | 1 | 0 | PULL DOWN 34.8K | | | |
| | N13P-GLT | 0 | 1 | 1 | 0 | PULL DOWN 45.3K | | | |
| STRAP0 | N13P-GL | 0 | 0 | 0 | 0 | PULL UP 45.3K | | | |
| | N13P-GLP | 1 | 1 | 1 | 1 | PULL UP 45.3K | | | |
| | N13P-LP | 1 | 1 | 1 | 1 | PULL UP 45.3K | | | |
| | N13P-GS | 1 | 1 | 1 | 1 | PULL UP 45.3K | | | |
| | N13P-GT | 1 | 1 | 1 | 1 | PULL UP 45.3K | | | |
| | N13P-GLT | 1 | 1 | 1 | 1 | PULL UP 45.3K | | | |
| STRAP3 | N13P-GL | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| | N13P-GLP | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| | N13P-LP | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| | N13P-GS | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| | N13P-GT | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| | N13P-GLT | 0 | 0 | 0 | 0 | PULL DOWN 4.99K | | | |
| STRAP4 | N13P-GL | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |
| | N13P-GLP | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |
| | N13P-LP | 0 | 1 | 1 | 1 | PULL DOWN 45.3K | | | |
| | N13P-GS | 0 | 1 | 1 | 1 | PULL DOWN 45.3K | | | |
| | N13P-GT | 0 | 1 | 1 | 1 | PULL DOWN 45.3K | | | |
| | N13P-GLT | 0 | 0 | 0 | 0 | PULL DOWN 10K | | | |

| Part Reference | Part Number | Value | PCB Footprint |
|-------------------|--------------|----------------|---------------|
| R8621(DIS_ROM_S0) | 64-20025.6DL | 20K R2F-L-GP | R402H16 |
| R8621 | 64-15025.6DL | 15K R2F-L-GP | R402H16 |
| R8621 | 64-34825.6DL | 34.8K R2F-L-GP | R402H16 |
| R8621 | 64-45325.6DL | 45.3K R2F-L-GP | R402H16 |
| R8621 | 64-30125.6DL | 30.1K R2F-L-GP | R402H16 |
| R8621 | 64-24925.6DL | 24.9K R2F-L-GP | R402H16 |

VGA_CORE



IU NEAR TO GPU





<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



| | | | |
|---------------------------|-----------------------------|-------------|----------|
| Title | | | |
| GPU DPPWR/GND(5/5) | | | |
| Size Custom | Document Number | | Rev |
| | Colossus | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet 87 of | 103 |

Frame Buffer Partition A-Lower Half






[illegible]

Frame Buffer Patition B-Lower Half



Frame Buffer Patition B-Upper Half






Core Design

VGA chip sequence: 3V_VGA_S0>VGA_CORE>1D5V_VGA>1D05V_VGA

3V_VGA_S0

VGA_CORE


1.5V_VGA_S0





1D05V_VGA

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp up
so 1D05V_VGA_S0 EN have to fine tune RC delay
after VGA_Core



1D05V_VGA_S0
Design current = 3.8A



Discharge Circuit



Discharge Circuit



(Blanking)

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Colossus

Rev
1

Date: Monday, December 26, 2011







Sheet 95 of 103

(Blanking)



WWW.AliSaler.com


| | | |
|---|---|--------------------------|
| <p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> | | |
| <p>Title UNUSED PARTS/EMI Capacitors</p> | | |
| <p>Size A4</p> | <p>Document Number Colossus</p> | <p>Rev 1</p> |
| <p>Date: Wednesday, January 04, 2012 Sheet 97 of 103</p> | | |




Chief River Platform Power Sequence

(AC mode)

red word: KBC GPIO



N13P Power-Up/Down Sequence



(DC mode)

red word: KBC GPIO







Figure 18. Recommended Power Off Sequencing Order

COLOSUSS POWER BLOCK DIAGRAM




WWW.AliSaler.com


PCH SMBus Block Diagram




KBC SMBus Block Diagram




Thermal Block Diagram




Audio Block Diagram





mSATA



| Pin # | Name | Description | Pin # | Name | Description |
|-------|----------|--|-------|----------|---------------------|
| 1 | Reserved | NC | 2 | V33 | 3.3V power |
| 3 | Reserved | NC | 4 | GND | Return Current Path |
| 5 | Reserved | NC | 6 | V15 | 1.5V power (Unused) |
| 7 | Reserved | NC | 8 | Reserved | NC |
| 9 | GND | Return Current Path | 10 | Reserved | NC |
| 11 | Reserved | NC | 12 | Reserved | NC |
| 13 | Reserved | NC | 14 | Reserved | NC |
| 15 | GND | Return Current Path | 16 | Reserved | NC |
| Key | | | | | |
| 17 | Reserved | NC | 18 | GND | Return Current Path |
| 19 | Reserved | NC | 20 | Reserved | NC |
| 21 | GND | Return Current Path | 22 | Reserved | NC |
| 23 | B+ | Differential Signal Pair B (Device Tx) | 24 | V33 | 3.3V power |
| 25 | B- | | 26 | GND | Return Current Path |
| 27 | GND | Return Current Path | 28 | V15 | 1.5V power (Unused) |
| 29 | GND | Return Current Path | 30 | Reserved | NC |
| 31 | A- | Differential Signal Pair A (Device Rx) | 32 | Reserved | NC |
| 33 | A+ | | 34 | GND | Return Current Path |
| 35 | GND | Return Current Path | 36 | Reserved | NC |
| 37 | GND | Return Current Path | 38 | Reserved | NC |
| 39 | V33 | 3.3V power | 40 | GND | Return Current Path |
| 41 | V33 | 3.3V power | 42 | Reserved | NC |
| 43 | GND | Return Current Path | 44 | Reserved | NC |
| 45 | Vendor | No connect at Host side | 46 | Reserved | NC |
| 47 | Vendor | No connect at Host side | 48 | V15 | 1.5V power (Unused) |
| 49 | DAS/DSS | Drive Activity Signal | 50 | GND | Return Current Path |
| 51 | Presense | Device Presense | 52 | V33 | 3.3V power |

Note: 1: DAS/DSS signal is not use for this drive. (DAS Signal output is optional)

*2: Presense pin is Connected to GND by device side. (220 Ω Pull Down)

1st 677867-FM5
2nd 677867-AM5
3rd 677867-BM5
4th 677867-LM5

WWW.AliSaler.com

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|-----------------------------|----------|-------|--------|
| Title | | | mSATA | |
| Size | Document Number | Colossus | | Rev |
| A3 | | | | 1 |
| Date: | Wednesday, January 04, 2012 | Sheet | 103 | of 103 |