ZQ2 SYSTEM DIAGRAM

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT

IV@ -----> iGPU
SW@ -----> dGPU
SP@ -----> option notice
SIDE@ -----> sideport

sideport-L75,L76,R583,R392,C832,R455,R550,R502
NB A11-R105,R108
SB A12-R267,R271
JV/JM-CN16,R450,R456
EC-D8,D27
UMA-R461
VRAM-R358,R359,R360,R363,R365,R72

DDR3-SODIMM1 PAGE 5,6 — DDR3 channel A
DDR3-SODIMM2 PAGE 5,6 — DDR3 channel B
AMD Champlain 35mm X 35mm S1G4 Processor 638P (PGA)45W/35W PAGE 2,3,4
CPU THERMAL SENSOR PAGE 4
CPU_CLK
NBGFX_CLK
NBGPP_CLK
SBLINK_CLK
From SB CLOCK GEN
HT3
PCI-E
PCI-Express 8X
NORTH BRIDGE RS880 A12 21mm X 21mm, 528pin BGA PAGE 7,8,9,10
Side port
DDR3 RAM PAGE 7
ATI Park XT 128-bit M2 Pkg 29mm X 29mm PAGE 16,17,18 19,20,21
800MHz VRAM DDR3 64MX16X4,64 bit 64MX16X8,128 bit PAGE 22
VGA Park
HDMI PAGE 24
CRT PAGE 23
LVDS PAGE 23
X1 LAN Atheros PCIE-LAN AR8151 (10/100/1000) PAGE 25
X2 Mini PCI-E Card (Wireless LAN) PAGE 26
RJ45 PAGE 25
ALINK X4
SATA - HDD1 PAGE 27 — SATA0 150MB
SATA - CD-ROM PAGE 27 — SATA1 150MB
SOUTH BRIDGE SB820 21mm X 21mm, 528pin BGA A11 4.5W(Ext) 4.3W(Int) PAGE 12,13,14,15,16
BT PAGE 32
USB1.1
USB2.0
USB2.0 Ports X1 PAGE 30
Webcam PAGE 23
CardReader AU6437 PAGE 29
WLAN conn PAGE 26
10,11,12
USB BOARD
USB2.0 Ports x3 PAGE 30
Power BOARD PAGE 30
Switch BOARD PAGE 30
LPC
Azalia
Winbond KBC NPCE781L PAGE 33
Codec RTL ALC271X PAGE 28
Keyboard PAGE 32
Touch Pad PAGE 32
CPU FAN PAGE 32
SPI PAGE 33
Digital MIC PAGE 28
AUDIO CONN (Phone/ MIC) PAGE 28
Speaker PAGE 28

CPU
- AMD CPU CORE (ISL6265) PAGE 36

NB
- NB_CORE (UP6111AQDD) PAGE 38
- +VGPU_CORE (MAX8792ETD) PAGE 40
- +1V/+1.5_GPU/+1.8_GPU PAGE 41
- 0.9V/DDR 1.5V(RT8207) PAGE 39
- SYSTEM 5V/3V (RT8206) PAGE 35
- 1.1V(UP6111AQDD) PAGE 37
- Discharge /Thermal protec PAGE 42

PROJECT : ZQ2
Quanta Computer Inc.
Size | Document Number: Block Diagram | Rev 1A
Date: Wednesday, May 27, 2009 | Sheet 1 of 46



FOX PZ63826-284R-41F
DG0^8000004 IC SOCKET SMD 638P S1(P1.27,H3.2)
MLX 47296-4131
DG0^8000003 IC SOCKET SMD 638P S1(P1.27,H3.2)
TYC 4-1903401-2
DG0^8000005 IC SOCKET SMD 638P S1(P1.27,H3.2)





SVC	SVD	Voltage Output
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



PROJECT : ZQ2
Quanta Computer Inc.
Size | Document Number: S1G4 HT,CTL I/F 1/3 | Rev 1A
Date: Wednesday, May 27, 2009 | Sheet 2 of 46

Processor Memory Interface

```
35W CPU support  0.9V          VDDR=> 0.9V support  1066 / 800 DDR
45W CPU support 1.05V          VDDR= >1.05V support 1333 / 1066 / 800 DDR
```

VDDR=>1.75A

D01

PLACE THEM CLOSE TO CPU WITHIN 1"

U24B — MEM:CMD/CTRL/CLK

U24C — MEM:DATA

Place close to socket

SOCKET_638_PIN

Reserved for AMD suggest

U6 *OPA343NA/3K

PROJECT :	ZQ2
Quanta Computer Inc.	
Size	Document Number: S1G4 DDRIII MEMORY I/F 2/3 — Rev: 1A
Date: Wednesday, May 27, 2009	Sheet 3 of 46

36 +VCORE
31,36 CPU_VDDNB_CORE
2,3,5,6,36,39,41 +1.5VSUS
2,5,9..15,19,23,24,26,28..33,35..42 +3V

U24E

+VCORE
+VCORE
CPU_VDDNB_CORE
3A
+1.5VSUS
+1.5VSUS
1.5V@2A
SOCKET_638_PIN

U24F

SOCKET_638_PIN

BOTTOM SIDE DECOUPLING

+VCORE
C284 10U/6.3V_8
C310 10U/6.3V_8
C299 10U/6.3V_8
C291 10U/6.3V_8
C286 0.22U/6.3V_4
C285 0.01u/16V_4
C321 180P/50V_4
+VCORE
C292 10U/6.3V_8
C311 10U/6.3V_8
C330 10U/6.3V_8
C319 10U/6.3V_8
C331 0.22U/6.3V_4
C327 0.01u/16V_4
C332 180P/50V_4
C334 0.01u/16V_4
CPU_VDDNB_CORE
+1.5VSUS
C300 10U/6.3V_8
C320 10U/6.3V_8
C312 10U/6.3V_8
C347 10U/6.3V_8
C348 10U/6.3V_8
C295 0.22U/6.3V_4
C322 0.22U/6.3V_4
C296 180P/50V_4
C318 180P/50V_4

DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE

+1.5VSUS
C302 4.7U/6.3V_6
C338 4.7U/6.3V_6
C304 4.7U/6.3V_6
C303 4.7U/6.3V_6
C283 0.22U/6.3V_4
C301 0.22U/6.3V_4
+1.5VSUS
C309 0.22U/6.3V_4
C290 0.22U/6.3V_4
C328 0.01u/16V_4
C349 0.01u/16V_4
C314 180P/50V_4

PROCESSOR POWER AND GROUND

+1.5VSUS
2 CNTR_VREF
R375 1K/F_4
R369 1K/F_4
R376 1K/F_4
CPU_SMBCLK
Q30
BSS138_NL/SOT23
CPU_SIC 2
CPU_SMBDATA
Q28
BSS138_NL/SOT23
CPU_SID 2
PM_THERM#
Q3
BSS138_NL/SOT23
CPU_ALERT 2
D11

+3V
R403
*200/F_6
+3V
R404
*10K/F_4
C606
*0.1U/10V_4
33 CPU_SMBCLK
CPU_SMBCLK
33 CPU_SMBDATA
CPU_SMBDATA
2,12,32 PM_THERM#
R432
*0_4
U25
SCLK
SDA
ALERT#
OVERT#
VCC
DXP
DXN
GND
MSOP
*G786P8
C607
*1000P/50V_4
H_THRMDA 2
H_THRMDC 2
SMBALERT#
Adress ID: 9A

SYS_SHDN#_3904
R185
*Short_4
SYS_SHDN# 2,35,42
reserve for
power shutdown
(if can)
D5
*CH500H
R191
*Short_4
Q16
*MMBT3904
PWROK_EC_3904
D6
*CH501H-40PT
PWROK_EC 15,33
R187
*10K/F_4
+3V
Q15
*2N7002E-G
R402
*10K/F_4
TEMP_FAIL 17
ADD VGA TEMP_ FAIL function
M93 is active Hi

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	S1G4 PWR & GND 3/3	1A
Date: Wednesday, May 27, 2009	Sheet 4 of 46	


05
DDR3 SO-DIMM (Standard)
CN18
CN19
Standard Connector
H=8
H=4
DDR3_SO-DIMM_H=8_1.5V_Standard
DDR3_SO-DIMM_H=4_1.5V_Standard
SMbus address A0
SMbus address A2
PROJECT : ZQ2
Quanta Computer Inc.
DDR2 SODIMMS: A/B CHANNEL
Wednesday, May 27, 2009
Sheet 5 of 46

Place these Caps near So-Dimm H=8.



Place these Caps near So-Dimm H=4.



	PROJECT : ZQ2 Quanta Computer Inc.	
Size	Document Number DDR3 SODIMMS TERMINATIONS	Rev 1A
Date: Wednesday, May 27, 2009	Sheet 6 of 46	

SIDE PORT

11/4

07

U22A

PART 1 OF 6

HYPER TRANSPORT CPU I/F

signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212FB18

RS880/RX881

This block is for UMA only , Discrete can remove all component

U22D

PAR 4 OF 6

SIDE_PORT / DVO_I/F

RS880/RX881

40 mil~50 mil

IOPLLVDD18 - memory PLL not applicable to RX881

	W/I SP	W/O SP
R583	1K	0
L75	Bead	0
L76	Bead	0

U39

SIDE@H5TQ1G63AFR-14C

100-BALL SDRAM DDR3

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-HT LINK I/F 1/4	1A
Date: Wednesday, May 27, 2009	Sheet 7 of 46	



RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-PCIE I/F 2/4	1A

Date: Wednesday, May 27, 2009 Sheet 8 of 46

For Check list JTAG

+3V	R130	*4.7K_4	NB_PWRGD_IN
	R115	*4.7K_4	INT_EDIDDATA
	R118	*4.7K_4	INT_EDIDCLK
+3V	R107	*4.7K_4	HDMI_DDC_DATA

All RS880 variants do not support analog TV-out functionality. As such, Y, C_Pr, and COMP_Pb

U2C — RS880/RX881 — PART 3 OF 6

CRT/TVOUT
- AVDD1(NC) F12
- AVDD2(NC) F14
- AVDDDI(NC) G15
- AVSSDI(NC) H15
- AVDDQ(NC) H14
- AVSSQ(NC) E17
- C_Pr(DFT_GPIO5) F17
- Y(DFT_GPIO2) F15
- COMP_Pb(DFT_GPIO4)
- RED(DFT_GPIO0) G18
- REDb(NC) G17
- GREEN(DFT_GPIO1) E18
- GREENb(NC) F18
- BLUE(DFT_GPIO3) E19
- BLUEb(NC) F19
- DAC_HSYNC(PWM_GPIO4) A11
- DAC_VSYNC(PWM_GPIO6) B11
- DAC_SDA(PCE_TCALRN) E8
- DAC_SCL(PCE_RCALRN) F8
- DAC_RSET(PWM_GPIO1) G14

PLL PWR LVTM
- PLLVDD(NC) A12
- PLLVDD18(NC) D14
- PLLVSS(NC) B12
- VDDA18HTPLL H17
- VDDA18PCIEPLL1 D7
- VDDA18PCIEPLL2 E7

PM
- SYSRESETb D8
- POWERGOOD A10
- LDTSTOPb C10
- ALLOW_LDTSTOP C12

CLOCKs
- HT_REFCLKP C25
- HT_REFCLKN C24
- REFCLK_P(OSCIN(OSCIN) E11
- REFCLK_N(PWM_GPIO3) F11
- GFX_REFCLKP T2
- GFX_REFCLKN T1
- GPP_REFCLKP U1
- GPP_REFCLKN U2
- GPPSB_REFCLKP(SB_REFCLKP) V4
- GPPSB_REFCLKN(SB_REFCLKN) V3

MIS.
- I2C_DATA A9
- I2C_CLK B9
- DDC_DATA/AUX0N(NC) B8
- DDC_CLK/AUX0P(NC) A8
- AUX1P(NC) B7
- AUX1N(NC) A7
- STRP_DATA B10
- RSVD G11
- AUX_CAL(NC) C8

TXOUT_L0P(NC) A22 — LA_DATAP0 23
TXOUT_L0N(NC) B22 — LA_DATAN0 23
TXOUT_L1P(NC) A21 — LA_DATAP1 23
TXOUT_L1N(NC) B21 — LA_DATAN1 23
TXOUT_L2P(NC) B20 — LA_DATAP2 23
TXOUT_L2N(DBG_GPIO0) A20 — LA_DATAN2 23
TXOUT_L3P(NC) A19
TXOUT_L3N(DBG_GPIO2) B19
TXOUT_U0P(NC) B18
TXOUT_U0N(NC) A18
TXOUT_U1P(PCIE_RESET_GPIO3) A17
TXOUT_U1N(PCIE_RESET_GPIO2) B17
TXOUT_U2P(NC) C20
TXOUT_U2N(NC) D21
TXOUT_U3P(PCIE_RESET_GPIO5) D18
TXOUT_U3N(NC) D19
TXCLK_LP(DBG_GPIO1) B16 — LA_CLK 23
TXCLK_LN(DBG_GPIO3) A16 — LA_CLK# 23
TXCLK_UP(PCIE_RESET_GPIO4) D16
TXCLK_UN(PCIE_RESET_GPIO1) D17

VDDLTP18(NC) A13 — +1.8V_VDDLTP18_NB — 15mA
VSSLTP18(NC) B13
VDDLT18_1(NC) A15 — +1.8V_VDDLT_18_NB — 300mA
VDDLT18_2(NC) B15
VDDLT33_1(NC) A14
VDDLT33_2(NC) B14
VSSLT1(VSS) C14
VSSLT2(VSS) D15
VSSLT3(VSS) C16
VSSLT4(VSS) C18
VSSLT5(VSS) C20
VSSLT6(VSS) E20
VSSLT7(VSS) C22

LVDS_DIGON(PCE_TCALRP) E9 — INT_LVDS_DIGON 23
LVDS_BLON(PCE_RCALRP) E7 — INT_DPST_PWM 23
LVDS_ENA_BL(PWM_GPIO2) G12 — INT_LVDS_BLON 23

TMDS_HPD(NC) D9 — INT_HDMI_HPD 24
HPD(NC) D10
TVCLKIN(PWM_GPIO5) D12 — SUS_STAT# NB — R79 *Short_4 — SUS_STAT# 12
THERMALDIODE_P AE8
THERMALDIODE_N AD8 — R80 *3KJ_4
TESTMODE D13 — TEST_EN — R137 1.8K/F_4

+3V_AVDD_NB — +1.8V_AVDDDI_NB — +1.8V_AVDDQ_NB

23 INT_CRT_RED — R394 140/F_4
23 INT_CRT_GRE — R395 150/F_4
23 INT_CRT_BLU — R396 150/F_4
23 INT_CRT_HSYNC — INT_CRT_HSYNC
23 INT_CRT_VSYNC — INT_CRT_VSYNC
23 INT_DDCDATA
23 INT_DDCCLK
VGA
R140 715/F_6 — DAC_RSET_NB

+1.1V_PLLVDD — +1.8V_PLLVDD18
20mA — +1.8V_VDDA18HTPLL
120mA — +1.8V_VDDA18PCIEPLL
11,33 A_RST#_SB
12,15 NB_PWRGD_IN — NB_LDT_STOP#
NB_ALLOW_LDTSTOP
11 CLK_NB_HTREFP_PR
11 CLK_NB_HTREFN_PR
11 CLK_NB_REF_CLKP — CLK_NB_REF_CLKP
11 CLK_NB_REF_CLKN — CLK_NB_REF_CLKN
R101 4.7K_4 — NBGFX_CLKP
R96 4.7K_4 — NBGFX_CLKN
T73 — GPP_REFCLKP
T72 — GPP_REFCLKN
11 CLK_SBLINKP — CLK_SBLINKP
11 CLK_SBLINKN — CLK_SBLINKN
23 INT_EDIDDATA
23 INT_EDIDCLK
24 HDMI_DDC_DATA
24 HDMI_DDC_CLK
DDC_DATA & DDC_CLK Not applicable to RX881
38 +NB_CORE_ON — +NB_CORE_ON
T74 — RS880_AUX_CAL

2,7,8,10,14,37 +1.1V
7,10,15,31,36,41,42 +1.8V
2,4,5,10..15,19,23,24,26,28..33,35..42 +3V

For A11 version

B18 — R108 *SP@49.9/F_4 — CLK_SBLINKP
R105 *SP@49.9/F_4 — CLK_SBLINKN

STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	V
0 Enable	

INT_CRT_VSYNC — R391 3K_4 — +3V

RS880M: Enables Side port memory

RS880M:INT_CRT_HSYNC

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG.CLK_TOP_SPARE_D[1]

INT_CRT_HSYNC — for B — R392 *SP@3K_4 — +3V — R393 SIDE@3K_4

For extrnal EEPROM Debug only

RS780/RX780/RS880

+NB_CORE_ON — R390 2K/F_4

Display Port interface from PCIeGraphics (RS880/rs880M only)

RS880_AUX_CAL — R387 *150/F_4

Check----> no need DP

RS880M --- ADD

+3V — L19 BLM18PG221SN1D(220_1.4A)_6 — +3V_AVDD_NB
C208 2.2U/6.3V_6
C539 1u/6.3V_4
AVDD-DAC Analog not applicable to RX780

+1.1V — L63 BLM18PG221SN1D(220_1.4A)_6 — +1.1V_PLLVDD
C600 2.2U/6.3V_6
PLLVDD - Graphics PLL not applicable to RX780

+1.8V — R148 *Short_6 — +1.8V_AVDDDI_NB
C278 0.1U/10V_4
AVDDI-DAC Digital not applicable to RX780

L18 BLM18PG221SN1D(220_1.4A)_6 — +1.8V_AVDDQ_NB
C209 2.2U/6.3V_6
AVDDQ-DAC Bandgap Reference not applicable to RX780

+1.8V — L27 BLM18PG221SN1D(220_1.4A)_6 — +1.8V_PLLVDD18
C250 *10U/6.3V_8
C248 4.7U/6.3V_6
PLLVDD18 - Graphics PLL not applicable to RX780

+1.8V — L25 BLM18PG221SN1D(220_1.4A)_6 — +1.8V_VDDLTP18_NB
C242 2.2U/6.3V_6
VDDLTP18 - LVDS or DVI/HDMI PLL not applicable to RX780

BLM21PG221SN1D(220,100M,2A)_8 — L30 — +1.8V_VDDLT_18_NB
C268 4.7U/6.3V_6
C266 0.1U/10V_4
VDDLT18 - LVDS or DVI/HDMI digital not applicable to RX780

+1.8V — VDDA18PCIEPLL -PCIE PLL — 20mils width
L23 BLM18PG221SN1D_6 — +1.8V_VDDA18PCIEPLL
C228 2.2U/6.3V_6

VDDA18HTPLL -HT LINK PLL — 20mils width
L28 BLM18PG221SN1D_6 — +1.8V_VDDA18HTPLL
C260 2.2U/6.3V_6

+1.8V — U5 Open Drain 74LVC07
2,11 CPU_LDT_STOP# — NB_LDT_STOP#
R81 2.2KJ_4
0/16 need modify PN
"Dont based CPU : Level shifted to 1.8 V on the Northbridge side using an open-drain buffer and pulled up to 1.8V_S0 through a 2.2k Ohm 5% resistor on the Northbridge side.

2 CPU_LDT_REQ# — R123 *0_4 — for B — R129 *Short_4 — R132 1K/F_4 — +1.8V — NB_ALLOW_LDTSTOP
11 ALLOW_LDTSTOP

The RS880 family does not support CLMC architecture The LDTREQ# connection from the CPU to ALLOW_LDTSTOP of the Northbridge is no longer required.

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-SYSTEM I/F 3/4	1A
Date: Wednesday, May 27, 2009	Sheet 9 of 46	





	W/I SP	W/O SP
C832	0.1U	0

31,38	NB_CORE
2,7,9,14,37	+1.1V
7,9,15,31,36,41,42	+1.8V
2,4,5,9,11..15,19,23,24,26,28..33,35..42	+3V

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-POWER4/4	1A
Date: Wednesday, May 27, 2009	Sheet 10 of 46	


SB800
Part 1 of 5
PCI EXPRESS INTERFACES
PCI INTERFACE
CLOCK GENERATOR
LPC
CPU
RTC
PCI CLKS
PLACE CAPS VERY CLOSE TO BALL OF SB820
To RS880
NB, EC
UMA Don't stuff
For AMD RST
For RTC
For STRAPS
GPU MINI-PCIE Card reader
EC-E
Change from 0ohm to 1K for safty issue
for EMI suggestion
INTRUDER_ALERT# Left not connected (Southbridge has 50-kohm internal pull-up to VBAT).
IC CTRL(528P) SB710 A14(218-0660017)
P/N : AJ066000T01
PROJECT : ZQ2
Quanta Computer Inc.
Document Number
SB820-PCIE/PCI/CPU/LPC 1/4
Rev 1A
Wednesday, May 27, 2009
Sheet 11 of 46

NC only ,Can't be install

+3V_S5 R514 *2.2K/J_4 SB_TEST0
R313 *2.2K/J_4 SB_TEST1
R305 *2.2K/J_4 SB_TEST2

11,13..15,25,30,31,35 +3V_S5
2,4,5,9..11,13..15,19,23,24,26,28..33,35..42 +3V

USBCLK/41M_25M_48M_OSC pin is CLK input pin when EXT CLKGEN mode.
It is output CLK source when INT CLKGEN mode.

+3V SCL0/SDATA0 is 3V tolerance AMD datasheet define it — Clock gen/Robson/TV tuner /DDR2/DDR2 thermal/Accelerometer
R249 2.2K/J_4 PCLK_SMB
R246 2.2K/J_4 PDAT_SMB

+3V_S5 SCL1/SDATA1 is 3V/S5 tolerance AMD datasheet define it
R287 10K_4 SB_SMBCLK1
R306 10K_4 SB_SMBDATA1

+3V_S5 SCL2/SDATA2 is 3V/S5 tolerance AMD datasheet define it
R252 10K_4 SB_SCLK2
R248 10K_4 SB_SDATA2

+3V R296 4.7K/J_4 SUS_STAT#

U29D SB800 Part 4 of 5

T69 PCI_PME#/GEVENT4#
RI#/GEVENT22#
SPI_CS3#/GBE_STAT1/GEVENT21#
SLP_S3#
SLP_S5#
PWR_BTN#
PWR_GOOD
SUS_STAT#
TEST0
TEST1/TMS
TEST2
GA20IN/GEVENT0#
KBRST#/GEVENT1#
LPC_PME#/GEVENT3#
LPC_SMI#/GEVENT23#
GEVENT5#
SYS_RESET#/GEVENT19#
WAKE#/GEVENT8#
IR_RX1/GEVENT20#
THRMTRIP#/SMBALERT#/GEVENT2#
NB_PWRGD
RSMRST#

33 SUSB#
33 SUSC#
SUSC#
33 DNBSWON#
15 SB_PWRGD_IN
9 SUS_STAT#
SB_TEST0
SB_TEST1
SB_TEST2
33 SIO_A20GATE
33 SIO_RCIN#
SIO_RCIN#
LANLINK_STATE#
T105
33 SIO_EXT_SMI#
33 SIO_EXT_SCI#
T108
SYS_RST#
25,26 PCIE_WAKE#
IR_RX1
T106
R295 *Short_4
2 CPU_THERMTRIP#
9,15 NB_PWRGD_IN
SB_THERMTRIP#
33 ICH_RSMRST#

ACPI / WAKE UP EVENTS
USB 1.1 USB MISC

USBCLK/14M_25M_48M_OSC
USB_RCOMP
A10 USB_14.48M T83
G19 USB_RCOMP_SB R270 11.8K/F_6

USB_FSD1P/GPIO186 J10
USB_FSD1N H11
USB_FSD0P/GPIO185 H9 USB_FDS12P T62
USB_FSD0N J8 USB_FDS12N T58

USB_HSD13P B12 USBP13+ 23 CAMERA EC-C
USB_HSD13N A12 USBP13- 23
USB_HSD12P F11 USBP12+ 30 USBX3 board
USB_HSD12N E11 USBP12- 30
USB_HSD11P E14 USBP11+ 30 USBX3 board
USB_HSD11N E12 USBP11- 30
USB_HSD10P J12 USBP10+ 29 Card reader EC-C
USB_HSD10N J14 USBP10- 29
USB_HSD9P A13 USBP9+ 30 BLUETOOTH
USB_HSD9N B13 USBP9- 30
USB_HSD8P D13 USBP8+ 30 USBX3 board EC-C
USB_HSD8N C13 USBP8- 30
USB_HSD7P G12
USB_HSD7N G14
USB_HSD6P G16
USB_HSD6N G18
USB_HSD5P D16
USB_HSD5N C16 EC-C
USB_HSD4P B14 USBP4+ 26 WLAN Min-Card
USB_HSD4N A14 USBP4- 26
USB_HSD3P E18
USB_HSD3N E16
USB_HSD2P J16
USB_HSD2N J18
USB_HSD1P B17 T55
USB_HSD1N A17 T54
USB_HSD0P A16 USBP0+ 30 On Board USB Connector
USB_HSD0N B16 USBP0- 30

Only USB Port0 can be configured as debug port.

GPIO
USB 2.0
USB OC

11/04 need check
T118 E_SB_OSC

30 OC_7#
30 OC_6#
2,4,32 PM_THERM#
30 OC_4#
SB_JTAG_TDO
SB_JTAG_TCK
SB_JTAG_TDI
SB_JTAG_RST#

BLINK/USB_OC7#/GEVENT18#
USB_OC6#/IR_TX1/GEVENT6#
USB_OC5#/IR_TX0/GEVENT17#
USB_OC4#/IR_RX0/GEVENT16#
USB_OC3#/AC_PRES/TDO/GEVENT15#
USB_OC2#/TCK/GEVENT14#
USB_OC1#/TDI/GEVENT13#
USB_OC0#/TRST#/GEVENT12#

HD audio interface is +3VS5 voltage

15 ACZ_SDOUT
R533 *10K_4 ACZ_BCLK
ACZ_SDOUT
R535 *10K_4 ACZ_SDIN0
R294 *10K_4 ACZ_SDIN1
R304 *10K_4 ACZ_SDIN2
R292 *10K_4 ACZ_SDIN3
ACZ_SYNC
ACZ_RST#

AZ_BITCLK
AZ_SDOUT
AZ_SDIN0/GPIO167
AZ_SDIN1/GPIO168
AZ_SDIN2/GPIO169
AZ_SDIN3/GPIO170
AZ_SYNC
AZ_RST#

HD AUDIO

SCL2/GPIO193 D25 SB_SCLK2
SDA2/GPIO194 F23 SB_SDATA2
SCL3_LV/GPIO195 B26 SB_GPIO195
SDA3_LV/GPIO196 E26 SB_GPIO196
EC_PWM0/EC_TIMER0/GPIO197 F25 T122
EC_PWM1/EC_TIMER1/GPIO198 F22
EC_PWM2/EC_TIMER2/GPIO199 F22 GPIO199 15
EC_PWM3/EC_TIMER3/GPIO200 E21 GPIO200 15

+3V B05
R501 8.2K_4 CLK_PCIE_LAN_REQ#
R551 8.2K_4 CLK_PCIE_2_REQ#

+3V_S5
R301 10K_4 GBE_COL
R291 10K_4 GBE_CRS
R293 10K_4 GBE_MDIO
D03
R300 10K_4 GBE_RXERR
R290 10K_4 GBE_PHY_INTR

GBE_COL
GBE_CRS
GBE_MDCK
GBE_MDIO
GBE_RXCLK
GBE_RXD3
GBE_RXD2
GBE_RXD1
GBE_RXD0
GBE_RXCTL/RXDV
GBE_RXERR
GBE_TXCLK
GBE_TXD3
GBE_TXD2
GBE_TXD1
GBE_TXD0
GBE_TXCTL/TXEN
GBE_PHY_PD
GBE_PHY_RST#
GBE_PHY_INTR

GBE LAN

KSI_0/GPIO201 G24
KSI_1/GPIO202 G25
KSI_2/GPIO203 E28
KSI_3/GPIO204 E29
KSI_4/GPIO205 D29
KSI_5/GPIO206 D28
KSI_6/GPIO207 C29
KSI_7/GPIO208 C28
KSO_0/GPIO209 B28
KSO_1/GPIO210 A27
KSO_2/GPIO211 B27
KSO_3/GPIO212 D26
KSO_4/GPIO213 A26
KSO_5/GPIO214 C26
KSO_6/GPIO215 A24
KSO_7/GPIO216 B25
KSO_8/GPIO217 A25
KSO_9/GPIO218 D24
KSO_10/GPIO219 B24
KSO_11/GPIO220 C24
KSO_12/GPIO221 B23
KSO_13/GPIO222 A23
KSO_14/GPIO223 D22
KSO_15/GPIO224 C22
KSO_16/GPIO225 A22
KSO_17/GPIO226 B22

EMBEDDED CTRL

T50 ADP_PRES0
PS2_DAT/SDA4/GPIO187
PS2_CLK/SCL4/GPIO188
SPI_CS2#/GBE_STAT2/GPIO166
FC_RST#/GPIO160
PS2KB_DAT/GPIO189
PS2KB_CLK/GPIO190
PS2M_DAT/GPIO191
PS2M_CLK/GPIO192

EMBEDDED CTRL

SB800 A11

To Azalia
ACZ_SDOUT R532 33/J_4 ACZ_SDOUT_AUDIO 28
C732 *10P/50V_4
ACZ_SYNC R531 33/J_4 ACZ_SYNC_AUDIO 28
C731 *10P/50V_4
ACZ_BCLK R534 33/J_4 ACZ_BITCLK_AUDIO 28
C733 *10P/50V_4
ACZ_RST# R529 33/J_4 ACZ_RST#_AUDIO 28
ACZ_SDIN0 ACZ_SDIN0 28

+3V_S5
CN12
C485 10P/50V_4
SB_JTAG_TCK
SB_JTAG_TDO
SB_JTAG_TDI
SB_TEST1
SB_JTAG_RST#
*S/W JTAG DEBUG
JTAG DEBUG

Check list
SB_GPIO195 R245 10K/F_4
SB_GPIO196 R243 10K/F_4

PROJECT : ZQ2
Quanta Computer Inc.
Size
Document Number SB820-ACPI/GPIO/USB 2/4
Rev 1A
Date: Wednesday, May 27, 2009 Sheet 12 of 46

SATA PORT 0,1,2,3 can support AHCI mode

SATA HDD

SATA ODD



Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND. SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA. SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.

E-SATA

PLACE SATA_CAL RES VERY CLOSE TO BALL OF SB820

IF THERE IS NO IDE, TEST POINTS FOR DEBUG BUS IS MANDATORY

Check list





	1	0
ID0	15"	14"
ID1	DIS	UMA
ID2	Sideport W/I	Sideport W/O
ID3	JM ZQ2B	JV ZQ2
ID4		



DDR3 Sideport Memory Device



ID	1	0
ID0	SAM	HYX
ID1	ATI	

Vendor	Vendor P/N	STN B/S P/N	BOARD_ID2 GPIO12	SIDE_PORT_ID1 GPIO178	SIDE_PORT_ID0 GPIO177
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	0 (WO/Sideport)	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1 (W/Sideport)	0	1
ATI	23EY2387MA12-SZ	AKD5LGGT700 (64M*16)	1 (W/Sideport)	1	0

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-SATA/IDE/SPI 3/4	1A

Date: Wednesday, May 27, 2009 Sheet 13 of 46

PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.

VDDQ--3.3V I/O power

VDD-- S/B CORE power

SB820 without GBE: Connected to GND plane.

If the VDDIO_AZ_S power rail is configured for 1.5V_S5 then AZ_SDIN[3:0] can not be connected to 3.3-V devices.

SB800 Part 3 of 5

SB800 Part 5 of 5

SB800 A11

PROJECT : ZQ2	
Quanta Computer Inc.	
Size	Document Number: SB820-PWR/DECOUPLING 4/4 — Rev: 1A
Date: Wednesday, May 27, 2009	Sheet 14 of 46

REQUIRED STRAPS

SB820M is supported Gen1 mode only.

For internal clock GEN.



11..14,25,30,31,35 +3V_S5
7,9,10,31,36,41,42 +1.8V
2,4,5,9..14,19,23,24,26,28..33,35..42 +3V

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200 GPIO199
D02 PULL HIGH	This is required as the low power mode is not supported on the SB8xx	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L, H=LPC ROM DEFAULT L, L=FWH ROM

internal have pull Hi 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-STRAPS	1A

Date: Wednesday, May 27, 2009 Sheet 15 of 46



JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Park-PCIE 1/6	1A
Date: Wednesday, May 27, 2009	Sheet 16 of 46	

GPU Power-on sequence

1 => +3V_D
2 => +VGPU_CORE
3 => +1V
4 => +1.5V_GPU
5 => +1.8V_GPU
6 => dGPU_PWROK





	For PARK
MEM_CALRNP0	
MEM_CALRNP1	stuff
MEM_CALRNP2	

DDR3/GDDR3 Memory Stuff Option

	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Mannhatton
Ra	10K	10K
Rb	0R/Short	680R
Rc	DNI	DNI
Ca	2.2nF	68pF

PROJECT :	ZQ2
Quanta Computer Inc.	
Size	Document Number: Madison/Park-MEM 3/6 — Rev: 1A
Date: Wednesday, May 27, 2009	Sheet 18 of 46


For DDR3, MVDDQ = 1.5V (7.5A)
(1.8V@400mA PCIE_VDDR)
(1.0V@1.1A PCIE_VDDC)
(30A or more)
(1.8V@110mA VDD_CT)
(3.3V@60mA))
(1.8V@40mA PCIE_PVDD)
(1.8V@150mA MPV18)
(1.8V@75mA SPV18)
(1.0V@120mA SPV10)
(DDR3 1.12V@4A VDDCI) or more
POWER
GND
GPU power enable
GPU all PWROK
GPU +3V_D power
Fine-tune Power-on sequence
PROJECT : ZQ2
Quanta Computer Inc.
Madison/Park (PWR/GND)4/6



PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Park (DP_PWR/GND)5/6	1A
Date: Wednesday, May 27, 2009	Sheet 20 of 46	

PIN STRAPS



Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM



Thermal Sensor

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



Address ID: 98H

DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	GPU	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	Park	1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	Madison	1	0	0
			2Gb	1	1	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	Park	0	1	0
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	Madison	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2Gb	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	Park	0	1	1
	23EY2387MA12-SZ	AKD5LGGT700	Madison	1	0	1

D09



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Medison/Park Strip/Thermal 6/6	1A
Date: Wednesday, May 27, 2009	Sheet 21 of 46	

CHANNEL B: 512MB DDR3 (64M*16*4pcs)



PROJECT : ZQ2
Quanta Computer Inc.
Size | Document Number: *MEMORY 2 channel B* | Rev: 1A
Date: Wednesday, May 27, 2009 | Sheet 22 of 46

CRT



LVDS(LDS)



LCD PW(LDS)



Backlight Control(LDS)



CAMERA Module(CCD)



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	CRT/LVDS/LID	1A

Date: Wednesday, May 27, 2009 Sheet 23 of 46

(HDM)

Close to HDMI Connector



USE RS880M to display the HDMI
Stuff 715 ohm P/N--> CS17152FB17

HDMI HPD SENSE



EMI reserve for HDMI(HDM)

Close connector



ESD Protect

close to HDMI connector



HDMI PORT



+5V 23,27,28,32,35,42
+3V 2,4,5,9..15,19,23,26,28..33,35..42

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date: Wednesday, May 27, 2009	Sheet 24 of 46	

Giga-LAN AR8151



TRANSFORMER(LAN)



RJ45(LAN)



PROJECT : ZQ2			
Quanta Computer Inc.			
Size	Document Number		Rev
	LAN (AR8151)		1A
Date: Wednesday, May 27, 2009	Sheet 25 of 46		

MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

H=5.6mm







PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Mini-Card/WL	1A
Date: Wednesday, May 27, 2009	Sheet 26 of 46	

SATA HDD(HDD)



SATA ODD (ODD)



JV-12.7mm(H=5.5mm)-ZQ2

Main	DFHS13FR017	
Second	DFHS13FR006,	DFHS13FR005

JM-9.5mm(H=2.4mm)-ZQ2B

Main	DFHS13FR078,	DFHS13FR077
Second	DFHS13FR075	

ODD POWER(ODD)



PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	1A
Date: Wednesday, May 27, 2009	Sheet 27 of 46	

Codec(ADO)



LINE-OUT/SPDIFO(AMP)



MIC(AMP)



Power (ADO)



Mute(ADO)



Internal Speaker(AMP)



PROJECT : ZQ2		
Quanta Computer Inc.		
Size	Document Number: ALC271X / AMP / SPK	Rev: 1A
Date: Wednesday, May 27, 2009	Sheet 28 of 46	

4 IN 1 CARD READER (MMC)

Main	??
Second	??



Close to CN10 pin 14 & pin23
4.7u CAP close to pin23







USB PORT(USB/MB)



USB BOARD CONN(USB/SB)



POWER BOARD CONN(UIF)



BLUETOOTH CONN(BTM)



LED BOARD CONNECTOR(UIF)



PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	USB/BT/TP	1A
Date: Wednesday, May 27, 2009	Sheet 30 of 46	

EE RETURN-PATH CAPACITORS(EMC)



LED(UIF)



AMBER LED (HKC)

HOLE(OTH)



EC-C
DEL Hole26







PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	POWER/USB/BT/TP/MDC	1A
Date: Wednesday, May 27, 2009	Sheet 31 of 46	

K/B(KBC)

EC-C

Del CAP



TOUCHPAD BOARD CONN(TPD)



CPU FAN(THM)



PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A
Date: Wednesday, May 27, 2009	Sheet 32 of 46	

EC(KBC)



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	CPU
SM Bus 3	VGA

I/O ADDRESS SETTING(KBC)

33

SHBM=0: Enable shared memory with host BIOS

1/13 Comfirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU(KBC)



SPI FLASH(KBC)



1/13 Comfirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster).

At 11/24 add
Winbond W25X16AVSSIG AKE382P0N01
MXIC MX25L1605AM2C-15G AKE37FP0213
EON EN25F16-100HIP AKE38ZA0Q00
AMIC A25L016 AKE382N0800

HWPG(KBC)



D27 for VRON enable +Vcore/0.9V
D8 for 1.2V_ON enable +1.1V

Palm Rest Thermal Sensor(THM)



POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	PWCE775C_0DG & FLASH	1A
Date: Wednesday, May 27, 2009	Sheet 33 of 46	




MAIND
MAIND 42
2,4,42 SYS_SHDN#
PR249 *Short_4
VL
PR250 39K/F_4
VIN_SRC
0805
3V5V_EN
EC-E
PR260 *Short_4
PR261 *Short_4
5V_EN
3V_EN
D06
PR124 390K_4
PR127 150K_4
PC194 0.1u/50V_6
PC196 0.01u/16V_4
8206_ONLDO
PC188 4.7u/10V_8
PR133 *Short_4
PR132 *Short_4
PC197 1u/16V_6
PC198 0.1u/50V_6
REF
PR129 *0_6
PR137 *0_4
PC168 100u/25V_6X5.8
PC169 2.2n/50V_6
PC170 *4.7u/25V_0805
PC171 *4.7u/25V_0805
PC178 4.7u/25V_0805
PC181 2.2n/50V_4
OCP: 10A
6.15A
+5VPCU
+5VPCU
OCP : 8A
5.03A
+3VPCU
PQ63 AO4468
5V_DH
5V_LX
5V_DL
PL15 2R2uH-5.8mR
PR251 *0_4
PR252 0_4
PC172 330u/6.3V_6X5.7
PC163 0.1u/50V_6
PC167 *10u/25V_1206
PR234 *4.7_6
PC162 *680p/50V_6
PD4 SX34
PQ64 AO4710
PC186 0.1u/50V_6
PR122 220K/F_6
DDPWRGD_R
5V_EN
PU14 RT8206B
PR248 1/F_6
PR256 *0_6
PC177 0.1u/50V_6
PC195 1u/16V_6
PR128 *Short_6
PR257 *Short_6
PD10 1PS302
PD9 1PS302
PC182 0.1u/50V_6
PC176 0.1u/50V_6
+15V
+15V_ALWP
PR240 22_8
PC174 0.1u/50V_6
RT8206B_PIN20
PR238 *200K/F_4
PR237 *39K/F_4
+5VPCU_FB
OCP:10A
L(ripple current)
=(19-5)*5/(2.2u*0.4M*19)
~4.18A
Iocp=10-(4.18/2)=7.91A
Vth=7.91A*14.2mOhm=112.322mV
R(Ilim)=(112.322mV*10)/5uA
~220K
3V_DH
3V_LX
3V_DL
PQ67 AO4468
PD12 SX34
PQ68 AO4710
PL16 2R2uH-5.8mR
PR134 *4.7_6
PC70 *680p/50V_6
PC183 330u/6.3V_6X5.7
PR139 0_6
PC193 0.1u/50V_6
PR135 *0_4
PR138 0_4
+3VPCU_OUT
PR259 191K/F_6
REFIN2
SKIP
PC199 0.1u/50V_6
PR258 1/F_6
SKIP
REF
PR130 *0_6
PR131 *Short_6
PR136 *0_6
OCP:8A
L(ripple current)
=(19-3.3)*3.3/(2.2u*0.5M*19)
~2.48A
Iocp=8-(2.48/2)=6.67A
Vth=6.67A*15mOhm=94.714mV
R(Ilim)=(94.714mV*10)/5uA
~191K
PR120 *100K/F_4
10/08
DDPWRGD_R
SYS_HWPG 33
PR121 *Short_4
33,37,42 S5_ON
PQ30 DTC144EU
PR116 1M_6
PR117 1M_6
PR125 22_8
PR126 22_8
PR118 1M_6
PR119 *1M_6
S5D
PQ31 DMN601K-7
PQ32 DMN601K-7
PQ33 DMN601K-7
PQ27 AO4468
PC185 *2.2n/50V_4
+5V_S5
3~4A
+5V_S5
PQ26 AO4468
MAIND
+5V
3.2~4.3A
+5V
PQ28 AO4468
+3V
3.2A
+3V
PQ29 AO3404
+3V_S5
1.3A
+3V_S5
PROJECT : ZQ2
Quanta Computer Inc.
Size
Document Number
SYSTEM 5V/3V (RT8206)
Rev 1A
Date: Wednesday, May 27, 2009
Sheet 35 of 46





TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

AO4710 Rdson=11.7~14.2mOhm

L(ripple current)
=(19-1.1)*1.1/(1u*272k*19)
~3.81A

14.2m*10=RILIM*20uA

RILIM=7.1K--- 7.15K

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	VCCP 1.1V(UP6111A)	1A
Date: Wednesday, May 27, 2009	Sheet 37 of 46	




[PWM]
PC159 10u/10V_8
+0.75V_DDR_VTT
1.71A
PC166 10u/10V_8
PC165 10u/10V_8
PR230 *Short_6
PC155 0.1u/50V_6
8207A_VBST
8207A_DH
8207A_LX
8207A_DL
RTB207A PU12
VTTGND
VTTSNS
GND
MODE
VTTREF
COMP
PGND
CS_GND
CS
V5IN
V5FILT
PGOOD
PR224 4.02K/F_6
PR225 5.1/F_6
PC154 1u/6.3V_4
PC150 1u/6.3V_4
PR223 *100K/F_6
PR226 620K/F_4
PR227 0_6
PR229 *0_6
PR233 *0_6
PR115 *Short_6
+SMDDR_VREF
0.75A
PC164 0.033u/50V_6
FOR DDR III
(For RT8207A 400KHZ)
SUSON 33
MAINON 33,42
+3VPCU
HWPG_1.5V 33
+5V_S5
PQ62 AOL1448
PQ61 AOL1718
PQ24 AOL1718
PL13 0.56uH
PR114 *4.7_6
PC68 *680p/50V_6
0805
100u/25V_6X5.8
VIN
PC151 2200p/50V_6
PC152 *10u/25V_0805
PC153 *10u/25V_0805
PC203
+1.5VSUS
OCP 22A
18A
PC156 560u/2.5V_6X5.7
PC149
PC148 10u/10V_8
VDDIO_FB_H
PR236 *0_4
PC160 *33p/50V_6
PR232 10K/F_4
8207A_SET
PR231 10K/F_4
PR228 0_6
S5 1.8V
S3 1.8V
VDDIO_FB_L
PR235 *0_4
Vout = (PR150/PR149) X 0.75 + 0.75
AO1718 Rdson=3.8~4.3mOhm
L(ripple current)
=(9-1.5)*1.5/(0.56u*400k*9)
~5.58A
Vtrip= (22-2.79)(*4.3mohm/2)=0.0413V
RILIM=Vtrip/10uA~4.13K
HWPG1.8V_D
PQ25 AO4468
3.62A
CPU_VDDR (0.9V)
33,36 VRON
PR200 *0_4
33,42 HWPG_2.5V
PR48 0_4
PC44 0.1u/50V_6
PU5 RT9025-25PSP
VPP PGOOD
VEN VO
VIN GND GND ADJ NC
1.2VADJ0.9V
HWPG_0.9V 33
CPU_VDDR
0.75A
PR49 *100K/F_4
PR53 4.02K/F_6
R1
0.8V
PR52 30.1K/F_6
R2
PC46 10u/10V_8
PC43 10u/10V_8
PC41 0.1u/50V_6
PC42 *0.1u/50V_6
PR56 22.1K/F_4
PQ55 DMN601K-7
VO=0.8(1+R1/R2)
=0.9V
VO=(0.8(R1+R2)/R2)
R2<120Kohm
13 VDDR_OPT
PR204 33_4
PC118 220P/50V_4
PROJECT : ZQ2
Quanta Computer Inc.
Size
Document Number
DDR 1.5V(TPS51116)
Rev 1A
Date: Wednesday, May 27, 2009
Sheet 39 of 46

+VGPU_CORE



Frequency(PR220=200K)	300K

AMD Madison VID Table

GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V

Park -XT

GPU_VID1 (GPIO15)	*GPU_VID2 (GPIO20)*	*+VGPU_CORE*
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V

R3	*R4*	*R1*	*R2*	*VREF*
332K	130K	39.2K	49.9K	2V

R1 change to 39.2K/F_4 (CS33922FB15)
R3 change to 332K/F_4 (CS43322FB15)
R4 change to 130K/F_4 (CS41302FB00)

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	GPU CORE(MAX8792)	1A

Date: Wednesday, May 27, 2009 Sheet 40 of 46







PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	+1V/+1.5_GPU/+1.8_GPU	1A
Date: Wednesday, May 27, 2009	Sheet 41 of 46	



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Discharge /Thermal protection	1A
Date: Wednesday, May 27, 2009	Sheet 42 of 46	

ZQ2 Power tree



PROJECT : ZQ2
Quanta Computer Inc.

Power Tree

Power on Sequence required:

SB800:
1, +3.3VDUAL ramp before +1.1VDUAL
2, +3.3V ramp before +1.8v
3, +1.8V ramp before +1.1v
4, +3.3v ramp before +1.1v
5, +3.3VALW_R ramping down time > 300us
6, 50uS <= All power rails except +3.3VALW_R <= 40mS
7, 100uS <= +3.3VALW_R <= 40mS

RS880:
1, 0 <(+3.3V) - (+1.8v) < 2.1
2, +1.8V ramp before +1.1v
3. +1.1V ramp before VCC_NB



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Power squance	1A
Date: Wednesday, May 27, 2009	Sheet 44 of 46	



Power on Sequence required:

SB800:
1, +3.3V_S5 ramp before +1.1_S5
2, +3.3V ramp before +1.8v
3, +1.8V ramp before +1.1v
4, +3.3v ramp before +1.1v
5, +3.3VALW_R ramping down time > 300us
6, 50uS <= All power rails except +3.3VALW_R <= 40mS
7, 100uS <= +3.3VALW_R <= 40mS

RS880:
1, 0 <(+3.3V) - (+1.8v) < 2.1
2, +1.8V ramp before +1.1v
3. +1.1V ramp before VCC_NB

POWER RAILS Sequencing

1	S5_ON	13	+1.8V
2	+3.3V_S5	14	HWPG_1.8V
3	+5V_S5	15	+1.5V
4	+1.1V_S5	16	+2.5V
5	HWPG_1.1V	17	HWPG_2.5V
6	DNBSWON#	18	CPU_VDDNB_CORE
7	SUSON	19	+VCC_CORE
8	+1.5V_SUS	20	CPU_VDDR
9	+SMDDR_VTERM	21	CPU_COREPG
10	MAIN_ON	22	+1.1V
11	+5V	23	NB_CORE
12	+3.3V	24	

SB820 Sequencing

1	+3.3V_S5
2	ICH_RSMRST#
3	S0 POWER
4	PCIE_RCLKP/N
5	PCICLK[4:0]
6	SB_PWRGD_IN
7	NB_PWRGD_IN
8	LDT_PG
9	KBRST#
10	A_RST#
11	PCIRST#
12	LDT_RST#

RS880 Sequencing

1	+3.3V
2	NB POWER RAILS
3	ATX PS_PWRGD
4	NB INPUT CLOCKS
5	CPUCLK
6	NB_PWRGD
7	SB_PWRGD
8	LDT_PG/CPU_PWRGD
9	PCIRST#,NB_RST#
10	LDT_RST#
11	
12	

EC Sequencing

1	3VPCU
2	NBSWON#
3	VIN_ON
4	S5_ON
5	ICH_RSMRST#
6	-DNBSWON#
7	SUSB#/SUSC#
8	SUSON/USB_ON#
9	MAIN_ON/HWPG
10	VRON
11	PWROK
12	

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Hole, Nuts	1A
Date: Wednesday, May 27, 2009	Sheet 45 of 46	

CHANGE LIST

Model	REV	CHANGE LIST
ZQ2 MB	1A	1.A01 del Ext-CLK Gen component 2.A02 del Power VGPU-IO 3.A03 page 7,9,10 add side-port 4.A04 page9 R123 no stuff ,R129 stuff for A-test boot issue 5.A05 page9 U22.D8 change to A_RST#_SB 6.A06 page11 move dGPU_PWROK from U29.AA4 to U29.AJ6 7.A07 page11 move BOARD_ID[0:5] to U29.AC3 8.A08 page12,17 add VGA_REQ# for VGA_CLK request 9.A09 page13 move MEM_1V5 to U29.A7 10.A10 page13 update Board_ID table 11.A11 page13 add sideport table 12.A12 page 15 del R471 for just only use int-clkgen 13.A13 page 11,16 add CLK_14M_VGA for Park boot 14.A14 page 17 modify GPU_VID gpio relation 15.A15 page18 modify R86 from 680 to 51 16.A16 page19 add +3V_D_EXT for leakage issue 17.A17 page20 del don't use port for cost down
	2A	B01 Page10 modify L77 footprint B02 Page23 modify R54 stuff for Discrete,R50 for UMA B03 Page27 modify ODD power connection B04 Page change 0-ohm R185,R89,R93,R136,R142,R485,R487,R488,R489,R490,R493,R503 to short pad B05 Page12 add CLK request pull up R501,R551 B06 Page30 add Q41,Q42,R651,R652,R633 from LED board B07 Page add R659,R660,R661,R662 from power board B08 Page modify R314,R315,R316,R322 follow ZQ1 B09 Page add Q40,and RF_LED_EN# with RF_LED# to EC B10 Page change U26,CN10,U12 footprint B11 Page C534 C537 C154 C147 C144 C129 C14 C20 C18 C17 C15 C32 C39 C50 C62 C72 C88 C87 C103 C102 C29 from CC0402-C to CC0402. L8 R48 R41 R30 L1 L14 from RC0402-C to RC0402. B12 Page R377 stuff ,R247 no stuff follow AMD sch. B13 Page change D2,D3,D23,D25,D26,D29 to BAS316 B14 Page reserve R152,R423,L4 (USBP2)option for CCD issue B15 Page change U26,CN10,U12 footprint B16 Page13 Change board ID power rail from +3V_S5 to +3V. B17 Page10 W/O Sideport ,R146 no-stuff, C831 connect to GND B18 Page9 no-stuff R108,R105 B19 Page28 del D20,D21,D22 &R498 from 10K->1K & add Q43,Q44,Q45
	3A	C01 Page02 Add H/W shutdown function and add CPU_COREPG shutdown design(add Q43,R152) C02 Page23 Option brightness switch control just only by NB R50 C03 Page40 Change PG_GPUIO_EN pull high power rail from +3V to +3V_D_EXT. For Park GPU SG mode hang up issue. C04 Page42 Change PR60 from 10k to 0ohm. C05 Page30 chang LED R R660,R661,R662,R663,R314,R316,R321 C06 PageX change R 0ohm to short pad C07 PageX audio for codec suggestion C08 PageX X. C09 PageX X C10 PageX X. C11 PageX X. C12 PageX X.
	4A	D01 Page03 Change CPU VDDR_SENSE pull high power rail to CPU_VDDR and remove trace connect to controller IC. D02 Page15 Modify text note. D03 Page12 Change "GBE_COL" ,"GBE_CRS" ,"GBE_RXERR" to GND follow SCL V1.04 version. D04 Page14 Change USB PLL power rail source to separate VDDPL_33_USB_S follow SCL V1.04 version. D05 Page04 R409 no stuff, R413 stuff D06 Page09 del PD5, PR124-390k for panasonic battery low power protect issue. D07 Page36 PR229 no stuff D08 Page23 C212,C213,C214,C220,C221,C222 from 33p to 10p D09 Page21 modify DDR3 Memory table D10 Page28 R568 stuff and R498 no stuff for Audio issue D11 Page2/4 Q3 pin 3 change to PM_THERM#,Q3 pin 8 add PM_THERM# D12 Page23 reserve C541 for monitor test issue
	3C	

B01

MODEL	ZQ2	
	FROM	To
	X	1A
	X	1A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	1A	2A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	2A	3A
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B
	3A	3B

DOC NO.	PROJECT MODEL :	ZQ2	APPROVED BY:		DATE:	2009/08/13
	PART NUMBER:		DRAWING BY:		REVISON:	1A

PROJECT : ZQ2
Quanta Computer Inc.

Size | Document Number: Change list | Rev 1A
Date: Wednesday, May 27, 2009 | Sheet 46 of 46