



ZQR BLOCK DIAGRAM





Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart








Size	Document Number	Rev
	Sandy Bridge 1/4	1A
Date:	Monday, May 23, 2011	Sheet 4 of 35

05



POWER

CPU Core Power


SNB 45W:52A

Spec

470uF/4mohm x 4

22uF x 16

10uF x 10



B23 Mount C70, C71 for +Vcc_core overshoot issue. 5/18

B45 Remove C315 for cost issue. 5/19

CPU-689P-rPGA

CORE SUPPLY

SVID

SENSE LINES

VCC SENSE

VSS SENSE

VCCIO SENSE

VSSIO SENSE

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100

VCC100</

07



The CFG signals have a default value of '1' if not terminated on the board.

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : ZQR

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Monday, May 09, 2011	Sheet 7 of 35


Cougar Point (DMI, FDI, PM)

U13C




Cougar Point (LVDS, DDI)


U13D




PCH Pull-high/low(CLG)




System PWR_OK(CLG)




B05 Use R409 to exchange U5, C142 for saving cost 05/17




RTC Circuitry(RTC)




HDA Bus(CLG)



B41 Add a MOSFET Q26,R410,R412 to separate CODE SYNC and PCH Strap signal to avoid leakage issue. 5/19




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)


MX25L3205DM2I-12G: AKE39FP0Z00
W25X32VSSIG: AKE39ZP0N00



PCH2 (CLG)




Cougar Point (HDA,JTAG,SATA)



PCH Strap Table







Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										



Default weak pull-up on GNT0/1#
(Need external pull-down for LPC BIOS)

U3E		RSVD		PCI		U3B		U3C	
8G26	TP1								
B126	TP2								
8G29	TP3								
B116	TP4								
8G16	TP5								
B138	TP6								
8A37	TP7								
8K43	TP8								
KK45	TP9								
C13	TP10								
X30	TP11								
H3	TP12								
AM4	TP13								
AM6	TP14								
V13	TP15								
K24	TP17								
L24	TP18								
8A6	TP19								
8A5	TP20								
B21	TP21								
M20	TP22								
8G46	TP24								
8E28	TP25								
8C30	TP26								
8E32	TP27								
B152	TP28								
8C28	TP29								
8C30	TP30								
8E30	TP31								
8G32	TP32								
B126	TP33								
8B28	TP34								
A124	TP35								
A130	TP36								
A126	TP38								
A124	TP39								
AW30	TP40								
K40	PIRQAW								
H38	PIRQB								
K30	PIRQC								
C38	PIRQD								
C46	REQ1# / GPIO05	+3V							
C44	REQ2# / GPIO25	+3V							
E40	REQ3# / GPIO54	+3V							
D47C	GN1# / GPIO15	+3V							
E42C	GN2# / GPIO5	+3V							
F46C	GN3# / GPIO55	+3V							
G42C	PIRQ#E / GPIO2	+3V							
G40C	PIRQ#F / GPIO3	+3V							
H44C	PIRQ#G / GPIO4	+3V							
H40C	PIRQ#H / GPIO5	+3V							
K10C	PLMR#								
C6	TR1RST#					+3V SS		OC0	
X44H	CLKOUT_PCI0					+3V SS		OC1	
X48	CLKOUT_PCI1					+3V SS		OC2	
X44	CLKOUT_PCI2					+3V SS		OC3	
K42	CLKOUT_PCI3					+3V SS		OC4	
H40	CLKOUT_PCI4					+3V SS		OC5	


CougarPoint_R1P0




Cougar Point (GPIO,VSS_NCTF,RSVD)

11


check VR_ON GPIO





	DGPU_PRSENT# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot




Cougar Point-M (POWER)




IBEX PEAK-M (GND)





DDR RVS 4H



CAD Note: All VREF traces should have 10 mil trace width



Place these Caps near So-Dimm0.







Size	Document Number DDRIII SO-DIMM-1	Rev 1A
Date:	Monday, May 23, 2011	Sheet 15 of 35

CRT Switch

0_ohm Resistor place close to Joint-Point




CRT



Note:this video filter is a 2-pole,low-pass filter configuration with a target design cutoff frequency of ~200MHZ




C1: 10pF ,C2 : 22pF , C3 :10pF,

FB1:47ohm@100MHZ , FB2:47ohm@100MHZ




LVDS


0_ohm Resistor place close to Joint-Point




LCD Power



Backlight Control










PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET

AVOID STUBS TO ALL DIFFERENTIAL TRACES

	EV@	IV@
SP@	500 ohm	680 ohm





PLACE AC CAP
CLOSE TO CONNECTOR





LAN (LAN)

<BOM note>
If center tap power come from internal switch regulator
=>Stuff 52SWR@ (Default)
If center tap power come from internal LDO
=>Stuff 52LDO@



TXOP C170, 6.8PF/50V_4
TXON C172, 6.8PF/50V_4
TXIP C173, 6.8PF/50V_4
TXIN C176, 6.8PF/50V_4


1/7 change solution for surge



* Why does Pin17 CLKREQn connect to Pin16(LED2) and Pin30(DVDDL)?


Power Sequence:
VDD33 to PERSTn >= 100ms

AR8158
4X4mm
32Pin QFN




Pin	Signal	Function
2	VDD33	+3V_S5
24/27	AVDDL	+1.1V analog power
6	VDDCT	+1.7V analog power
7	AVDDL_REG	+1.1V regulator output (For all the analog 1.1V supply pins)
10	AVDDH_REG	+2.7V regulator output
30	DVDDL_REG	+1.1V regulator output (For all the digital 1.1V supply pins)
5	VDDCT_REG	+1.8V regulator output (For VDDCT when LDO mode)
1	LX	+1.7V Switching regulator (For VDDCT when switching mode)

TRANSFORMER (LAN)




RJ45 Connector (LAN)




+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

H=7.0mm
LTS_AAA-PCI-046-K01





WWW.AliSaler.Com



Codec(ADO)


HP



0V : Power down Class D SPK amplifier
3.3V : Power up Class D SPK amplifier


Power (ADO)

306 Change R395,R402,R404,R408 to short pad. 5/17




Tied at one point only under the codec or near the codec


Mute(ADO)




MIC



INT MIC array




MIC





Internal Speaker

B27 R96,R97,R98,R99 change from 0 Ω to short pad. 5/18



HP/SPDIF





		Quanta Computer Inc.	
		PROJECT : ZQR	
Size	Document Number	Rev 1A	
AMP /AUDIO JACK CONN			
Date:	Monday, May 23, 2011	Sheet	22 of 35


CARD READER Controller AU6435-GDL

2 IN 1 CARD READER (SD/MMC)


Main	DFHS11FR011
Second	DFHS11FR033




The trace length difference for each card interfaces should be smaller than 500 mil




Close to connector




LED




 Quanta Computer Inc. PROJECT : ZQR		Rev 1A
		Size Document Number
POWER/MMB/LAUNCH/LED		
Date:	Monday, May 23, 2011	Sheet 24 of 35

USB





BLUETOOTH CONNECTOR for 3.0




K/B


KB Cap CP1,CP2,CP3,CP4,CP5,CP6 change to 220 PF and phase into BOM list. 5/19 B33




HOLE



CPU FAN









TOUCHPAD & Switch CONN.




Quanta Computer Inc.
PROJECT : ZQR


Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Monday, May 23, 2011	Sheet 26 of 35







+SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.38A
PEAK : 0.5A
Width : 20mil




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V



+VCCSA
TDC : 4.5A
PEAK : 6A
OCP : 7A
Width : 180mil

OCP=7A
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$
 $= 1.299A$
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$
 $= 71.125K$
 $I_{peak} = 8.299A$



Quanta Computer Inc.

PROJECT : ZQR

Size	Document Number	Rev
	+VCCSA(RT8241A)	1A
Date:	Monday, May 23, 2011	Sheet 33 of 35

Model ZQR MB	REV	CHANGE LIST		
	B	<p>2011/05/11 B01 remove PR22 from BOM for power up issue. B02 L5,L8,L10 Change PN to CX8BA470003.</p> <p>2011/05/16 B03 Change net closed to Audio Codec PCBEEP netname to BEEP_2</p> <p>2011/05/17 B04 Change L6,L7,L9 to 0Ω, remove C76,C96,C121 for CRT Test. B05 Add R409, remove U5, C142 for saving cost. B06 Change Bottom side 0Ω to short pad for cost and SMT cycle time issue; R284,R295,R296,R322,R395,R401,R402,R403,R404,R408. B07 Remove R178 short pad, connect to +5V_S5. B08 Change "+VIN_VCC_CORE" net to Vin. B09 Del JP1,JP13, connect to Vin, del "+VIN_VCC_CORE" netname. B10 Del JP3, connect to Vin. Del "VCC_GT_VIN" netname. B11 Del JP9,JP10 connect to Vin. B12 Del JP11, connect to +3VPCU. B13 Del JP12, connect to +5VPCU. B14 PQ23、PQ24 change symbol from N-MOS to P-MOS</p> <p>2011/05/18 B15 Del JP14, connect to +1.8V. B16 Del JP6, connect to +3VPCU. B17 Del JP2, connect to VIN, del "VSA_VIN" Netname. B18 Del JP4, connect to +VCCSA, del "VSA_SRC" Netname. B19 Del JP15, connect to +1.05V_VTT. B20 Del JP5, connect to +1.5VSUS, del "+1.5VSUS_SRC" Netname. B21 Del JP7,JP8 connect to VIN. B22 Change "+1.5VSUS_SRC" Netname to "+1.5V_SUS". B23 Mount C70, CT1 for +Vcc_core overshoot issue. B24 PR29,PR30,PR35,PR37,PR41,PR46,PR93,PR120,PR128,PR132,PR149(0_4) change from 0ohm to short-pad. B25 PR178(0_6) change from 0ohm to short-pad. B26 R114,R192,R206(0_4) change from 0ohm to short-pad B27 L11,PR64,PR73,PR75,R96,R97,R98,R99,R122,R168(0_6) change from 0ohm to short-pad.</p> <p>2011/05/19 B28 Page 20 +1.5V_SUS mount C149,C182,C160,C175,C249,C250,C257,C445,C444 Cap for EMI B29 Page 20 +3V C347,C341,C55,C303,C449,C275,C453,C459 Change to 100PF for EMI. B30 Page 20 +5V C496,C437,C460,C232,C304,C454 change 100PF for EMI. B31 Page 20 +5V_S5 C489,C289 change 100PF for EMI. B32 Page 20 +VCC_CORE C47 change 100PF for EMI. B33 KB Cap CP1,CP2,CP3,CP4,CP5,CP6 change to 220 PF and phase into BOM list for EMI. B34 BOT layer +VCC_GFX add 100pf x 3 C499,C500,C501 for EMI. B35 BOT layer +1.8V Add 100pf X2 C502,C503 for EMI. B36 TOP layer +1.8V Add 100pf X2 C506,C507 for EMI. B37 TOP layer +1.5V Add 100pf X2 C504,C505 for EMI. B38 USB C.M Chock L12,L13,L14 Phase into BOM list, cancel 0Ω R166,R167,R174,R175,R201,R202 for EMI. B39 PR4 4.7ohm / PC5 1000pf phase into BOM list for EMI. B40 Change R286 from 220 to short pad B41 Add a MOSFET Q26,R410,R412 to separate CODE SYNC and PCH Strap signal to avoid leakage issue. B42 Change R216,R221 from 56Ω to 47Ω for ACER SPEC. B43 Change 0Ω R5,R6,R210,R211,R225,R230 to short pad, remove CMC L1,L15,L20 for SMT. B44 Change CMC L12,L13,L14 PN from "DC09004A014" to "CX1HN900000". B45 Remove C315 for cost issue.</p> <p>2011/05/20 B46 R202,R187 change from short pad to 0Ω B47 Del short pad R114, connect to PCIe_CLKREQ_LAN#. B48 Del short pad R206, connect to MIC1-VREF0-L. B49 Del short pad R284, connect to ME_WRS. B50 Del short pad R401, connect to PLTRST#. B51 Del short pad R403, connect to HP_MUTE#. B52 Del short pad R386, del netname ACZ_SDIN0_R, connect to ACZ_SDIN0. B53 Del short pad R133,R168, connect to GND. B54 Del C442.</p> <p>2011/05/23 B55 PR139 changes from 1.33Kohm(CS21332FB11) to 1.58Kohm(CS21582FB00). B56 PR130 changes from 2.55Kohm(CS22552FB01) to 2.49Kohm(CS22492BB00). B57 PC99、PC103 change from 33nf(CH3334K1B00) to 0.1uf(CH4104K9B03).</p>		
3C				

 Quanta Computer Inc. PROJECT : ZQR Change list Date: Monday, May 23, 2011 9:58:35 AM	DOC NO.	PROJECT MODEL :	ZQR	APPROVED BY:		DATE:	2011/05/09
		PART NUMBER:		DRAWING BY:		REVISION:	1A