

ZZZ PCB@



PCB 1Q3 LA-D821P REV1 M/B 1  
DA80017D010

UC1 KBL\_15W\_2+2@



S IC A31 FJ8067702739720 QKKS G0 2.4G  
SA00009PJ0L

UC1 SKL\_15W@



S IC FJ8066201931104 SR2EU D1 2.3G A31!  
SA000092N4L

UC1 KBL\_15W\_I3@



SA0000A382L  
KBL U SR2VN  
S IC FJ8067702739738 SR2VN H0 2.4G A31!

UC1 KBL\_15W\_I5@



SA0000A372L  
KBL U SR2VL  
S IC FJ8067702739739 SR2VL H0 2.5G A31!

UC1 KBL\_15W\_I7@



SA0000A342L  
KBL U SR2VM  
S IC FJ8067702739740 SR2VM H0 2.7G A31!

UC1 KBL\_15W\_2+1@



S IC A31 FJ8067702739920 QKKQ G0 1.7G  
SA00009QM0L

UC1 KBL\_15W\_SUP\_ES@



S IC A31 FJ8067702739718 QKJW G0 2.6G  
SA00009UR0L

# Compal Confidential

## BJA50 / BJA40 / BKD50 / BKD40 MB Schematic Document

LA-D821P


Rev: 1.0  
2016.05.30

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
Cover Page			
Size	Document Number		Rev
	LA-D821P		0.1
Date:	Monday, June 06, 2016		Sheet 1 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
1	USB3.0 Port0
2	USB3.0 Port1
3	USB3.0 Port2 (IO Board)
4	USB2.0 Port0
5	HD CAM
6	Card Reader
7	Touch Screen
8	BT
9	Finger Printer
10	N/A

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				USB3.0 Port0
USB3.0-2	SSIC-1			USB3.0 Port1
USB3.0-3	SSIC-2			USB3.0 Port2 (IO Board)
USB3.0-4				N/A
USB3.0-5		PCIE-1		GPU
USB3.0-6		PCIE-2		GPU
		PCIE-3		GPU
		PCIE-4		GPU
		PCIE-5		WLAN
		PCIE-6		GLAN
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	N/A
		PCIE-9		N/A
		PCIE-10		N/A
		PCIE-11	SATA-1*	N/A
		PCIE-12	SATA-2	SATA SSD

PM TABLE


power plane State	+RTC_CELL +RTC_VCC +3VLP +19VB	+1.0V_PRIM +1.0V_MPHYPLL +5VALW +3VALW +3.3V_ALW_DSW +1.8V_PRIM	+1.0V_VCCST +1.2V_DDR +2.5V_MEM +3VALW_PCH	+1.0VS_VCCIO +1.0V_VCCSTG +VCC_GT +VCC_SA +VCC_CORE +GPU_CORE +5VS +3VS +1.8VS +0.6V_DDR_VTT
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4&S5 / AC	ON	ON	OFF	OFF
S4&S5 / DC	ON	OFF	OFF	OFF

Board ID & Model ID table



Item	Pull-down(K ohm)	Pull-up (K ohm)	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT( X00)
2	100	13.7	2.902	DVT1( X01)
3	100	17.8	2.801	DVT2( X02)
4	100	22.1	2.703	Pilot( A00)
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	







### DDR4, Ballout for B2B(Interleave)



**CAD Note:**  
Trace width=12~15 mil, Spacing=20 mils  
Max trace length= 500 mil

DDR1 PAR,DDR1 ALERT# for DDR4

H\_DRAMRST#      H\_DRAMRST# [7,18]

0.1U\_040

2\_16V7K~

place

DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**

**CPU (2/14)**

**LA-D821P**


Title			
CPU (2/14)			
Size	Document Number		Rev
	LA-D821P		0.1
Date:	Monday, June 08, 2016	Sheet 7 of 55	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
















### TO DGPU



PHASE ID	PHASE_ID1 (GPP_A19)	PHASE_ID2 (GPP_A18)
EVT	0	0
DVT1	0	1
DVT2	1	0
Pilot		1




PROJECT ID	TPM_ID (GPP_C13)
SW_TPM	0
HW_TPM	1

PROJECT ID	PROJECT_ID (GPP_A21)
Dali	0
Astro	1

VRAM ID (PCBA VRAM Size Config.)	VRAM_ID2 (GPP_A23)	VRAM_ID1 (GPP_B17)
UMA	0	0
2G	0	1
4G	1	0
Reserved	1	1

RESERVE ID	RESERVE_ID1 (GPP_C11)	RESERVE_ID2 (GPP_C12)



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

**DELL CONFIDENTIAL/PROPRIETARY**  
**Compal Electronics, Inc.**  
Title  
**CPU (4/14)**  
Size  
**LA-D821P**  
Date: Monday, June 06, 2016  
Sheet 9 of 55

Rev 0.1

GPU

WLAN

LAN

HDD

SSD

UC1H SKL-U


PCIE/USB3/SATA

SSIC / USB3

USB2

SKL-U\_BGA1356

8 OF 20



USB3 Port 0

USB3 Port 1

USB3 Port 2

USB3 Port 0

USB3 Port 1

USB3 Port 2

USB2 Port 0


HD CAM

Card Reader

Touch Screen

BT

Finger Printer



3.4.1 SKL PCH U Flexible I/O

Figure 3-1. HSIO Muxing on SKL PCH U



- There are 16 HSIO lanes on SKL PCH-LP U Series, supporting the following port configurations:
- Up to 12 PCIe\* lanes (multiplexed with USB 3.0 ports, SATA Ports)
    - Only a maximum of 6 PCIe\* ports (or devices) can be enabled at any time.
    - Ports 1-4, Ports 5-8, and Ports 9-12, can each be individually configured as 4x1, 2x2, 1x2 + 2x1, or 1x4.
  - Up to 3 SATA ports (multiplexed with PCIe\*)
    - SATA Port 1 has the flexibility to be mapped to either PCIe\* Port 8 or Port 11.
  - Up to 6 USB 3.0 ports (multiplexed with PCIe\*)
    - USB Dual Role (COTG) capability is available on USB 3.0 Port 1.
    - One SSIC x1 port is multiplexed with USB 3.0 Port 2.
  - One GBE lane
    - GBE can be mapped into one of the PCIe\* Ports 3-5 and Ports 9-10.
    - When GBE is enabled, there can be at most up to 5 PCIe\* ports enabled.
  - Up to 2 Intel RST for PCIe\* storage devices supported.

Table 1-3. PCH-LP HSIO Detail

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.	
CPU (5/14)	
LA-D821P	Rev 0.1
Date: Monday, June 06, 2016	Sheet 10 of 55





GPU  
WLAN  
LAN








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
CPU (6/14)			
LA-D821P			
Date:	Monday, June 06, 2016	Sheet	11 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




ME\_FWP\_EC  
LOW = ENABLE --> ME lock can't update ME  
HIGH = DISABLE --> ME unlock can update ME



TOP SWAP STRAP	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Flash Descriptor Security override	
HIGH	DISABLE
LOW(DEFAULT)	ENABLE






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (7/14)		
Title	Document Number	Rev
LA-D821P		0.1
Date:	Monday, June 06, 2016	Sheet 12 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**PM\_ZVM#**  
Zero Voltage Mode: Control Signal to OPC  
VR. when low OPC VR output is 0V.

**PM\_MSM#**  
Minimum Speed Mode: Control signal to VccOPIO VR (connected only in 2 VR solution)  $\propto$  OPQ.

```
Follow 546765_2019NW48_Skylake_MOW_Rev_1_0
Stuff 100k(RC184) for Cannonlake.
Un-stuff 100k(RC184) for Skylake
```




Title			
CPU (8/14)			
Size	Document Number	Rev	
	LA-D821P	0.1	
Date:	Monday, June 06, 2016	Sheet	13 of 55



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



## PRIMARY CMC CONN



[11] PCH\_RSMRST#\_Q>> PCH\_RSMRST#\_Q RC1581 CMC@ 2 1K 0402 5% XDP\_HOOK0




Place to CPU side



Place to CPU side



XDP\_SPI\_IO2 = XDP\_PRSENT\_PCH  
CFG3 = XDP\_PRSENT\_CPU



For Pre-ES Parts: Disconnect PCH CORE\_VID[1:0] to the VR and fix PCH VCCPRIM\_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM\_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE\_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
CPU (9/14)			
Size	Document Number	Rev	
	LA-D821P	0.1	
Date:	Monday, June 06, 2016	Sheet	14 of 55


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PSC(Primary side cap) : Place as close to the package as possible  
BSC(Backside cap) : Place on secondary side, underneath the package


Component placement order:  
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source

+VCC\_CORE: 0.3~1.35V

+VCCGT: 0.3~1.35V  
+VCCGTx: 0.3~1.35V




#### SVID ALERT



CAD Note: Place the PU resistors close to CPU  
RC204 close to CPU 300 - 1500mils

#### SVID DATA



CAD Note: Place the PU resistors close to CPU  
RC208 close to CPU 300 - 1500mils

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (10/14)				Rev
LA-D821P				0.1
Date:	Monday, June 06, 2016	Sheet	15	of 55







3

--	--




---

2

---

June 06, 2016 Sheet 18 of 5

Security Classification	Compal Secret Data				<b>Compal Electronics, Inc.</b>			
Issued Date	2015/01/30	Deciphered Date	2016/12/31	Title				
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
								0.1
Date: Monday, June 08, 2016				Sheet	18	of 55		




```

[7] DDR_B_D[0..63]
[7] DDR_B_MA[0..13]
[7] DDR_B_DQS#0[0..7]
[7] DDR_B_DQS0[0..7]


```



Pin	Signal	Function
1	DDR_B_CKE0	DDR_B_CKE0
2	DDR_B_BG1	DDR_B_BG1
3	DDR_B_BG0	DDR_B_BG0
4	DDR_B_MA12	DDR_B_MA12
5	DDR_B_MA9	DDR_B_MA9
6	DDR_B_MA8	DDR_B_MA8
7	DDR_B_MA6	DDR_B_MA6
8	DDR_B_MA3	DDR_B_MA3
9	DDR_B_MA2	DDR_B_MA2
10	DDR_B_CLK0	DDR_B_CLK0
11	DDR_B_CLK0	DDR_B_CLK0
12	DDR_B_PAR	DDR_B_PAR
13	DDR_B_BS1	DDR_B_BS1
14	DDR_B_CS#0	DDR_B_CS#0
15	DDR_B_WE#	DDR_B_WE#
16	DDR_B_ODT0	DDR_B_ODT0
17	DDR_B_CS#1	DDR_B_CS#1
18	DDR_B_ODT1	DDR_B_ODT1
19	DDR_B_D32	DDR_B_D32
20	DDR_B_D33	DDR_B_D33
21	DDR_B_DO#M4	DDR_B_DO#M4
22	DDR_B_D34	DDR_B_D34
23	DDR_B_D35	DDR_B_D35
24	DDR_B_D44	DDR_B_D44
25	DDR_B_D45	DDR_B_D45
26	+1.2V_D0	+1.2V_D0
27	VSS43	VSS43
28	CB1NC	CB1NC
29	VSS44	VSS44
30	DO#S_c	DO#S_c
31	VSS45	VSS45
32	CB2NC	CB2NC
33	VSS50	VSS50
34	VSS51	VSS51
35	VSS52	VSS52
36	CA#0	CA#0
37	VD01	VD01
38	BG1	BG1
39	BG0	BG0
40	VD03	VD03
41	A12	A12
42	A5	A5
43	VD05	VD05
44	A6	A6
45	VD07	VD07
46	CA#M4	CA#M4
47	VD19	VD19
48	CK0_1	CK0_1
49	CK0_c	CK0_c
50	VD011	VD011
51	PARITY	PARITY
52	BA1	BA1
53	CSD0_n	CSD0_n
54	CK_nA14	CK_nA14
55	VD016	VD016
56	ODT0	ODT0
57	CAS_nA15	CAS_nA15
58	A13	A13
59	VD018	VD018
60	CA#C2_n	CA#C2_n
61	VREFCA	VREFCA
62	SAS2_n	SAS2_n
63	VSS53	VSS53
64	VSS54	VSS54
65	DO#M4	DO#M4
66	VSS56	VSS56
67	DO#32	DO#32
68	DO#1	DO#1
69	GSS0	GSS0
70	DO#2	DO#2
71	VSS58	VSS58
72	DO#4	DO#4
73	VSS59	VSS59
74	DO#5	DO#5
75	VSS60	VSS60
76	DO#6	DO#6
77	VSS61	VSS61
78	DO#7	DO#7
79	VSS62	VSS62
80	DO#8	DO#8
81	VSS63	VSS63
82	DO#9	DO#9
83	VSS64	VSS64
84	DO#10	DO#10
85	VSS65	VSS65
86	DO#11	DO#11
87	VSS66	VSS66
88	DO#12	DO#12
89	VSS67	VSS67
90	DO#13	DO#13
91	VSS68	VSS68
92	DO#14	DO#14
93	VSS69	VSS69
94	DO#15	DO#15
95	VSS70	VSS70
96	DO#16	DO#16
97	VSS71	VSS71
98	DO#17	DO#17
99	VSS72	VSS72
100	DO#18	DO#18
101	VSS73	VSS73
102	DO#19	DO#19
103	VSS74	VSS74
104	DO#20	DO#20
105	VSS75	VSS75
106	DO#21	DO#21
107	VSS76	VSS76
108	DO#22	DO#22
109	VSS77	VSS77
110	DO#23	DO#23
111	VSS78	VSS78
112	DO#24	DO#24
113	VSS79	VSS79
114	DO#25	DO#25
115	VSS80	VSS80
116	DO#26	DO#26
117	VSS81	VSS81
118	DO#27	DO#27
119	VSS82	VSS82
120	DO#28	DO#28
121	VSS83	VSS83
122	DO#29	DO#29
123	VSS84	VSS84
124	DO#30	DO#30
125	VSS85	VSS85
126	DO#31	DO#31
127	VSS86	VSS86
128	DO#32	DO#32
129	VSS87	VSS87
130	DO#33	DO#33
131	VSS88	VSS88
132	DO#34	DO#34
133	VSS89	VSS89
134	DO#35	DO#35
135	VSS90	VSS90
136	DO#36	DO#36
137	VSS91	VSS91
138	DO#37	DO#37
139	VSS9	



place cap near DIMM RESET PIN




All VREF traces should have 10 mil trace width


Security Classification	Compal Secret Data			Title				Compal Electronics, Inc.	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	Size		Document Number		Rev	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DR011 DR DIMMB		LA-D821P		0.1	
				Date: Monday, June 05, 2016		Sheet 19 of 55			

Main Func = Other


Screw hole/FD/EMI stop




EMI reserve for PWR



Main Func = RTC




Main Func = LID Switch



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTC/Screw hole/EMI caps	
Size	Document	Number	Rev	LA-D821P	
Date:	Monday, June 06, 2016	Sheet	20	of	55








Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	EC MEC1404	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED REPRODUCTION OR USE OF THIS SHEET IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS NOTICE IS SUBJECT TO LEGAL ACTION.		Size		Document Number	Rev
				LA-D821P	0.1
				Monday, June 06, 2016	22 of 55



Main Func = USB3.0 Port1/Port2


USB3.0 Port1

USB2.0 Port2 and USB2.0 Port3 are on IOBD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0 CONN	
				Size	Document Number
				LA-D821P	
Date: Monday, June 06, 2016		Sheet 23 of 55		Rev 0.1	

Main Func = USB3.0 Port2




USB3.0 Port2





Main Func = USB3.0 Port3

USB3 Port3/USB2 Port1 (IO Board)



Main Func = USB Chager

Charger




Diff Table


IC	PIN	PIN9
TPS2546	STATUS#	
TPS2544	NC	

Charger CT	CTL1	CTL2	CTL3	ILIM_SEL
EC GPIO	GPXIOA07 (pin104)	GPIO22 (pin41)	GPXIOA11 (pin108)	GPIO21 (pin40)
S0/S3 (CDP)	1	1	1	1
S4/S5 (DCP)	0	1	1	1


Main Func = CAM



## Touch Panel






## Amber



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	<b>Compal Electronics, Inc.</b> <b>LCD Inverter CONN</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. TO ANY OTHER DEPARTMENT OR COMPANY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. MAY BE USED BY OR FOR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				<b>LA-D821P</b> Date: <i>Wong, Sep 09, 2016</i>	Rev 0.1
				Sheet	25 of 56

2014.12.25  
1. LH01, LH02, LH3, LH 04 chan ge ro ot p in (SI ZE : 050 4) a nd unpp  
2. RH01, RH03, RH05, RH07, RH02, RH04, RH06, RH08, RH013, RH014, RH015, RH016, change to pop.




The schematic diagram illustrates the electrical connections for the SDVO interface. It includes the following components and connections:


- Processor Side (Left):**
  - HDMI\_HPD:** Connected to pin 4 of QX8.
  - SDVO\_SCLK:** Connected to pin 1 of QX8.
  - SDVO\_SDATA:** Connected to pins 4, 5, and 6 of QX8.
  - Termination:** A 100K\_0402\_5% resistor is connected from RX14 to ground.
  - Other Components:** RX15, RX34, and RX35 are also shown.
- Controller Side (Right):**
  - +3VS:** Power supply connection.
  - QX4B:** The SDVO controller chip, labeled DMN66DOLDW-7\_SOT363-6.
  - Resistors:** Two 2.2K\_0402\_5% resistors (RH/R11 and RH/R8) are connected from the +3VS line to pins 1 and 2 of QX4B.
  - Capacitors:** Two capacitors (C1/C11 and C2/C12) are connected from the +3VS line to pins 3 and 4 of QX4B.
- Signal Connections:**
  - SDVO\_SCLK:** Signal line connecting pin 1 of QX8 to pin 1 of QX4B.
  - SDVO\_SDATA:** Signal lines connecting pins 4, 5, and 6 of QX8 to pins 4, 5, and 6 of QX4B.

Security Classification		Control Secret Data		Title	
Issued Date	2014/04/02	Deciphered Date	2015/10/02	<b>P21-HDMI</b> <b>LA-D82P1</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. WITHIN THIS SHEET NO INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED BY ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.				Size	Rev. 0
				Date:	Mo: 06, 2014
				Sheet	28 of 55






For Thermal measure consumption



2/6 TX Cap change P/N,  
Now It's 0402 0ohm resistor.

- [10] SATA3\_PRX\_SSDTX\_P2 << CHD1 1 2 0.01U 0402 16V7K SATA3\_PRX\_C\_SSDTX\_P2
- [10] SATA3\_PRX\_SSDTX\_N2 << CHD2 1 2 0.01U 0402 16V7K SATA3\_PRX\_C\_SSDTX\_N2
- [10] SATA3\_PTX\_SSDRX\_N2 << CHD3 1 2 0.01U 0402 16V7K SATA3\_PTX\_C\_SSDRX\_N2
- [10] SATA3\_PTX\_SSDRX\_P2 << CHD4 1 2 0.01U 0402 16V7K SATA3\_PTX\_C\_SSDRX\_P2


SSD  
NGFF Slot\_2 Key M



For Layout change pin define

44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33

Main Func = WLAN





Support: Intel Dual Band Wireless-AC 3160

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN	
Size	Document Number	Rev		LA-D821P	
Date:	Monday, June 06, 2016	Sheet	29	of	55







Main Func = LAN

+3.3V\_LAN rising time (10%~90%) need > 0.5ms and <100ms.



Security Classification	Compal Secret Data		Title	
Issued Date	2014/12/15	Deciphered Date	2016/12/15	LAN RTL8111H-CG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Monday, June 06, 2016	Sheet	30	of 55


Main Func = LAN



For Dell review only

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/04/27		2013/04/27		JMB385 Media Card Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	Rev
				LA-D821P	0.1
Date:		Monday, June 06, 2016		Sheet	31 of 55


**WWW.AliSaler.Com**



<b>Compal Electronics, Inc.</b>			
Title			
<b>TPM</b>			
Size	Document Number	Rev	
Custom	<b>LA-D821P</b>	0.1	
Date:	Sheet 32 of 55		


Main Func = IO Connector

I/O Board Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO Board Connector	
Size		Document Number			Rev
		LA-D821P			0.1
Date:		Monday, June 06, 2016			Sheet 33 of 55


Main Func = Thermal



## +5V\_RUN/+3.3V\_RUN for System




## +3VALW\_PCH for System



For Dell review only

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	Power control		
Size	Document	Number	Rev
		LA-D821P	0.1
Date:	Monday, June 08, 2016		
	Sheet	35	of 55




SMART  
Battery:  
01.GND  
02.GND  
03.GND  
04.SYS\_PRES  
05.BATT\_PRS  
06.DAT\_SMB  
07.CLK\_SMB  
08.BATT  
09.BATT  
10.BATT

Other component (37.1)


#### Adapter protection

if battery removed, adaptor only,  
then trigger the H\_PROCHOT#,  
keep @ in BOM since battery can not  
be removed by end user




#### Battery ptection

asserts H\_PROCHOT# when adaptor is  
unplugged, keep low for 10ms  
till SW\_PROCHOT# is issued by EC



#### Erp lot6 Circuit



15W\_U22+VGA(SKL)  
X63:PSID@/U22\_SKL@/VGA@  
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@


15W\_U22+VGA(KBL)  
X63:PSID@/U22\_KBL@/VGA@  
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	X010(2)
Date:	Monday, June 06, 2016	Sheet	36 of 55	PWR DCIN/BATT CONN/OTP	



I<sub>ada</sub>=0~2.30A (45W)

$$ADP_I = 32 \cdot I_{\text{adapter}} \cdot R_{\text{sense}}$$


DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**

**PWR CHARGER**

Size	Document Number	Rev X01(0)
Date:	Monday, June 06, 2016	Sheet 37 of 55

Security Classification	Compal Secret Data
-------------------------	--------------------


Issued Date	2015/03/23	Deciphered Date	2014/12/15
-------------	------------	-----------------	------------

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date:	Monday, June 06, 2016	Sheet	37	of	55
-------	-----------------------	-------	----	----	----








+1.0V\_PRIM  
TDC 6 A  
Peak Current 8.6 A  
OCP Current 12 A Fix by IC  
Choke DCR 11.0mohm , 12.0mohm

OCP setting	ILMT(pin3)
6A	Pull low
9A	Floating
12A	Pull high

DELL CONFIDENTIAL/PROPRIETARY



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8V PRIM and +2.5V
Size	C	Document Number		Rev
Date:	Monday, June 06, 2016	Sheet	41	of 55

Local sense put on HW site

+1.0V\_VCCST

VCC\_SA  
Loadline : 10.3m-ohm

TDC 5A  
Peak Current 5A  
OCP current 7A  
Choke DCR 12 +-5% ohm

VCCSA\_B+  
PAD-OPEN1x1m  
+19VB

VCCSA\_B+

DELL CONFIDENTIAL/PROPRIETARY

Security Classification				Compal Secret Data		Title	
Issued Date				2015/03/23	Deciphered Date	2014/12/15	2014/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_+VCC_SA		Size	Document Number
Date				Monday, June 06, 2016	Sheet	42	of 55




VCC\_core  
U22 - 15W  
Loadline : 2.4m-ohm

TDC 21A  
Peak Current 29A  
OCP current 34A  
Choke DCR 0.66 +-7% ohm

VCC\_GT  
U22 - 15W  
Loadline : 3.1m-ohm

U22-15W  
TDC 18A  
Peak Current 31A  
OCP current 37A  
Choke DCR 0.66 +-7% ohm



DELL CONFIDENTIAL/PROPRIETARY

Security Classification				Compal Secret Data				Compal Electronics, Inc.	
Issued Date		2015/03/23		Deciphered Date		2014/12/15		Title	
								PWR +VCC_core and +VCC_GT	
Size		Document		Number		Rev		X01(0.2)	
Date:		Monday, June 06, 2016		Sheet		43		of 55	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

VCC\_CORE Place on CPU  
Back Side.  
22U\_0603 \* 13 pcs +1U\_0201\*35 pcs  
Primary Side.  
22U\_0603 \* 20 pcs+220u\_D2\*2 pcs



VCC\_SA Place on CPU  
Back Side.  
22U\_0603 \* 4 pcs + 1U\_0201\*7 pcs  
Primary Side.  
22U\_0603 \* 8 pcs


VCC\_GT Place on CPU  
Back Side.  
22U\_0603 \* 13 pcs +1U\_0201\*12 pcs  
Primary Side.  
22U\_0603 \* 13 pcs +330u\_D2\*1 pcs



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	X000.0.1
Date: Monday, June 06, 2016		Sheet 44 of 55		PWR CPU&VGA bulk and MLCC	





The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin13)
6A	Pull low
9A	Floating
12A	Pull high

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
Date: Monday, June 06, 2016				Rev 0.1
Sheet 46 of 55				

*Version Change List ( P. I. R. List )*

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P37	PWR	20160303	COMPAL	to change charger IC	change charger IC (PU703) to ISL88739	0.2 (X00)
2	P39 P43 P45 P46	PWR	20160303	COMPAL	to prevent RF issue	add PC208 add PC666, PR676, PC678 add PC1116, PR1122, PC1109, add PC1402, PR1408, PC1408	
3	P42	PWR	20160303	COMPAL	to adjust +VCC_CORE and +VCC_GT load line	change PR622 to 1.91K, PR638 to 287 ohm, PC626 to 0.1uF, PC642 to 0.1uF	
4	P36, P42	PWR	20160303	COMPAL	to save layout space	delete PL3, PL602 (reserve location)	
5	P36	PWR	20160303	COMPAL	to fix battery connector ME issue	to change battery connector	
6	P37	PWR	20160304	COMPAL	to fix Temp/Voltage 19.5V DC-IN issue	change PR732 to 53.6K	
7	P44	PWR	20160304	COMPAL	to fix DFB solder open problem	change PC1127, PC1062, PC1128 footprint	
8	P38	PWR	20160308	COMPAL	to prevent OTF functions abnormal issue	to reserve PQ102 and connect to ALL_SYS_PWRGD	
9	P37	PWR	20160316	COMPAL	to save layout space by EMI request	change PC760, PC762, PC763, PC764 to 0603 size and delete PR766, PC767	
10	P43	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's load line	to unmount PC624 and PC646	
11	P44	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's output MLCC's location (only change BOM) and bulk cap	unmount: PC1021, PC1135, PC1133, PC1131, PC1022, PC1025, PC1027, PC1028, PC1063, PC1008, PC1003, PC1011, PC1072, PC1076, PC1071, PC1081, PC1082, PC1004, PC1007, PC1012 to mount: PC1176, PC1175, PC1177, PC1179, PC1178, PC1180, PC1183, PC1184, PC1170, PC1173, PC1174 to change PC1127, PC1062 to 220uF/9m ohm	0.3 (X02)
12	P36	PWR	20160429	COMPAL	To improve EMI and reduce inrush current to mount n filter's bead and change cap	unmount: PL1, PL4 change PC2, PC4 to 100pF	
13	P37	PWR	20160429	COMPAL	ISL88739 doesn't support PSYS function	unmount PR727 change PR774 to 1K ohm change PC748 0.1uF	
14	P39	PWR	20160429	COMPAL	to adjust 1.2V OCP to 10.2A	change PR205 to 11K	
15	P37	PWR	20160429	COMPAL	to avoid inrush to damage MOS	to reserve PQ741	

DELL CONFIDENTIAL/PROPRIETARY

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2015/07/15	Deciphered Date	2016/07/31	<b>Title</b> <b>PWR Change list</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date:	Monday, June 06, 2016	Sheet 47 of 55






Table 3-16. PEX\_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB28-64	1.0 uF	X6S 0402	1	Under GPU
GB28-64	4.7 uF	X6S 0603	1	Near GPU
GB28-64	10 uF	X5R 0605	1	Midway between GPU and Power Supply
GB46-128	22 uF	X5R 0605	1	Midway between GPU and Power Supply
GB46-128	1.0 uF	X6S 0402	4	Under GPU
GB46-128	4.7 uF	X6S 0603	2	Near GPU
GB46-128	10 uF	X5R 0605	4	Midway between GPU and Power Supply
GB46-128	22 uF	X5R 0605	4	Midway between GPU and Power Supply


Table 3-4. GPU Core Sensing Line Routing Constraints

Constraint Parameter	Requirement
Single-ended impedance	25 ohm ± 10%
Differential Trace Impedance	50 ohm ± 10%
Reference Plane	GPU Reference
Routing Edge	Striplines or Microstrip
Differential Spacing	5Mils or 3Mils (min)
Via Pad	4.5 Mils
Trace Length	GPU to R/Fig ± 250mm (max)

Note: 1. Striplines is recommended to minimize EMI. Avoid vias over any vias.



















$$MF=0$$
Figure 7-8. VREF-C Connections for  $\times 16$  Mode

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/06	Deciphered Date	2016/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN APPROVAL AND AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>N16P GDDR5 A</b> Size      Drawing Number <b>Thor</b> Date: <b>Monday, June 16, 2016</b> (Sheet      54      of      56)      Rev      0.1

# Memory Partition A- Low 3 bit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/06	Deciphered Date	2016/01/06	Title	N16P GDDR5_B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANET DIVISION OF HAO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
	LA-C901P	0.1		Monday, June 08, 2016	
Sheet		56		of	