


K42F SCHEMATIC For BOM Rev1.0

01_Block Diagram
02_System Setting
03_CPU(1)_DMI, PEG, FDI, CLK, MISC
04_CPU(2)_DDR3
05_CPU(3)_CFG, GND, Thermal Diode
06_CPU(4)_PWR
07_CPU(5)_XDP
08_DDR3 SO-DIMM_0
09_DDR3 SO-DIMM_1
10_PCH_SPI_ROM
11_PCH_STRAP
12_PCH_IBEX(1)_SATA, IHDA, RTC, LPC
13_PCH_IBEX(2)_PCIe, CLK, SMB, PEG
14_PCH_IBEX(3)_FDI, DMI, SYS PWR
15_PCH_IBEX(4)_DP, LVDS, CRT
16_PCH_IBEX(5)_PCI, NVRAM, USB
17_PCH_IBEX(6)_CPU, GPIO, MISC
18_PCH_IBEX(7)_POWER
19_PCH_IBEX(8)_POWER
20_PCH_IBEX(9)_GND
21_CLOCK GEN-ICS9LPRS427C
22_EC_IT8500
23_TP_KB
24_Forceoff#_FWRGD_Thermal
25_FAN_Thermalsensor
26_AUD-ALC269
27_AUD-HEADPHONE & SPEAKER
28_LAN-JMC251_LAN#Cardreader
29_LVDS_SW
30_BUG_Debug
31_LVDS & INVERTER CONNECTOR
32_CRT_CON
33_CRT_SW
34_HDMI_CON
35_HDMI_DRIVE (X32F)
36_FAN (EMPTY)
37_XDD_HDD & ODD
38_USB_USB Port #2
39_BOARD_TO_BOARD_CON
40_LED_Indicator
41_DSG_Discharge
42_BAT_Conn.
43_BT_Bluetooth#CAMERA
44_ME_Conn & Skew Hole
45_EMI
46_Power Flow
47_Power System (8206)
48_Power_VTT_CPU
49_Power_t1.8VS
50_Power_load switch
51_Power_for test
52_Power_vcore
53_Power_charge
54_Power_t1.5V#0.75VS
55_Power_VGFX_CORE
56_Power Control
57_Power On Sequence
58_Power On Timing--AC mode
59_Power On Timing--DC mode

BLOCK DIAGRAM



Power

VCORE

Page 80

System

Page 81

1.5VS & 1.05VS

Page 82

DDR & VTT

Page 83

+2.5VS

Page 84

Charger

Page 86

Detect

Page 90

Load Switch

Page 91



Power Protect


Page 92

R1.1, removed.

ESATA controller
PRE-ES1 SATA solution
Remove when fixed.

Page 66





U0301E

XAP25 R5VD1
 XAL22 R5VD2
 XAL24 R5VD3
 XAL22 R5VD4
 XAL33 R5VD5
 XAG9 R5VD6
 XAG9 R5VD7
 XAG9 R5VD8
 XAG9 R5VD9
 XAG9 R5VD10
 XAG9 R5VD11
 XAG9 R5VD12
 XAG9 R5VD13
 XAG9 R5VD14

R5VD32 A113
 R5VD33 A114
 R5VD34 A115
 R5VD35 A116
 R5VD36 A117
 R5VD37 A118
 R5VD38 A119
 R5VD39 A120

R5VD40 AP1
 R5VD41 AP2
 R5VD42 AP3
 R5VD43 AP4

CFG[0:17] : IPU

XAM30 CFG[0]
 XAM30 CFG[1]
 XAM30 CFG[2]
 XAM30 CFG[3]
 XAM30 CFG[4]
 XAM30 CFG[5]
 XAM30 CFG[6]
 XAM30 CFG[7]
 XAM30 CFG[8]
 XAM30 CFG[9]
 XAM30 CFG[10]
 XAM30 CFG[11]
 XAM30 CFG[12]
 XAM30 CFG[13]
 XAM30 CFG[14]
 XAM30 CFG[15]
 XAM30 CFG[16]
 XAM30 CFG[17]

RESERVED

R5VD45 AL28
 R5VD46 AL29
 R5VD47 AL30
 R5VD48 AL31
 R5VD49 AL32
 R5VD50 AL33
 R5VD51 AL34
 R5VD52 AL35
 R5VD53 AL36
 R5VD54 AL37
 R5VD55 AL38
 R5VD56 AL39
 R5VD57 AL40
 R5VD58 AL41

R5VD59 E15
 R5VD60 E16
 R5VD61 E17
 R5VD62 E18
 R5VD63 E19
 R5VD64 E20
 R5VD65 E21

XB19 R5VD15
 XA19 R5VD16
 XA20 R5VD17
 XA20 R5VD18
 XA20 R5VD19
 XA20 R5VD20
 XA20 R5VD21
 XA20 R5VD22
 XA20 R5VD23
 XA20 R5VD24

R5VD66 AA5
 R5VD67 AA6
 R5VD68 AA7
 R5VD69 AA8
 R5VD70 AA9
 R5VD71 AA10
 R5VD72 AA11
 R5VD73 AA12
 R5VD74 AA13
 R5VD75 AA14

XA29 R5VD26
 XA29 R5VD27
 XA29 R5VD28
 XA29 R5VD29
 XA29 R5VD30
 XA29 R5VD31

R5VD76 VA
 R5VD77 VA
 R5VD78 VA
 R5VD79 VA
 R5VD80 VA
 R5VD81 VA
 R5VD82 VA
 R5VD83 VA
 R5VD84 VA
 R5VD85 VA

R5VD86 AP34

SOCKET989

U0301H

AT20 VSS1
 AT17 VSS2
 AR31 VSS3
 AR31 VSS4
 AR31 VSS5
 AR31 VSS6
 AR31 VSS7
 AR31 VSS8
 AR31 VSS9
 AR31 VSS10
 AR31 VSS11
 AR31 VSS12
 AR31 VSS13
 AR31 VSS14
 AR31 VSS15
 AR31 VSS16
 AR31 VSS17
 AR31 VSS18
 AR31 VSS19
 AR31 VSS20
 AR31 VSS21
 AR31 VSS22
 AR31 VSS23
 AR31 VSS24
 AR31 VSS25
 AR31 VSS26
 AR31 VSS27
 AR31 VSS28
 AR31 VSS29
 AR31 VSS30
 AR31 VSS31
 AR31 VSS32
 AR31 VSS33
 AR31 VSS34
 AR31 VSS35
 AR31 VSS36
 AR31 VSS37
 AR31 VSS38
 AR31 VSS39
 AR31 VSS40
 AR31 VSS41
 AR31 VSS42
 AR31 VSS43
 AR31 VSS44
 AR31 VSS45
 AR31 VSS46
 AR31 VSS47
 AR31 VSS48
 AR31 VSS49
 AR31 VSS50
 AR31 VSS51
 AR31 VSS52
 AR31 VSS53
 AR31 VSS54
 AR31 VSS55
 AR31 VSS56
 AR31 VSS57
 AR31 VSS58
 AR31 VSS59
 AR31 VSS60
 AR31 VSS61
 AR31 VSS62
 AR31 VSS63
 AR31 VSS64
 AR31 VSS65
 AR31 VSS66
 AR31 VSS67
 AR31 VSS68
 AR31 VSS69
 AR31 VSS70
 AR31 VSS71
 AR31 VSS72
 AR31 VSS73
 AR31 VSS74
 AR31 VSS75
 AR31 VSS76
 AR31 VSS77
 AR31 VSS78
 AR31 VSS79
 AR31 VSS80

VSS

AE34 VSS81
 AE34 VSS82
 AE34 VSS83
 AE34 VSS84
 AE34 VSS85
 AE34 VSS86
 AE34 VSS87
 AE34 VSS88
 AE34 VSS89
 AE34 VSS90
 AE34 VSS91
 AE34 VSS92
 AE34 VSS93
 AE34 VSS94
 AE34 VSS95
 AE34 VSS96
 AE34 VSS97
 AE34 VSS98
 AE34 VSS99
 AE34 VSS100
 AE34 VSS101
 AE34 VSS102
 AE34 VSS103
 AE34 VSS104
 AE34 VSS105
 AE34 VSS106
 AE34 VSS107
 AE34 VSS108
 AE34 VSS109
 AE34 VSS110
 AE34 VSS111
 AE34 VSS112
 AE34 VSS113
 AE34 VSS114
 AE34 VSS115
 AE34 VSS116
 AE34 VSS117
 AE34 VSS118
 AE34 VSS119
 AE34 VSS120
 AE34 VSS121
 AE34 VSS122
 AE34 VSS123
 AE34 VSS124
 AE34 VSS125
 AE34 VSS126
 AE34 VSS127
 AE34 VSS128
 AE34 VSS129
 AE34 VSS130
 AE34 VSS131
 AE34 VSS132
 AE34 VSS133
 AE34 VSS134
 AE34 VSS135
 AE34 VSS136
 AE34 VSS137
 AE34 VSS138
 AE34 VSS139
 AE34 VSS140
 AE34 VSS141
 AE34 VSS142
 AE34 VSS143
 AE34 VSS144
 AE34 VSS145
 AE34 VSS146
 AE34 VSS147
 AE34 VSS148
 AE34 VSS149
 AE34 VSS150
 AE34 VSS151
 AE34 VSS152
 AE34 VSS153
 AE34 VSS154
 AE34 VSS155
 AE34 VSS156
 AE34 VSS157
 AE34 VSS158
 AE34 VSS159
 AE34 VSS160

U0301I

K27 VSS161
 K27 VSS162
 K27 VSS163
 K27 VSS164
 K27 VSS165
 K27 VSS166
 K27 VSS167
 K27 VSS168
 K27 VSS169
 K27 VSS170
 K27 VSS171
 K27 VSS172
 K27 VSS173
 K27 VSS174
 K27 VSS175
 K27 VSS176
 K27 VSS177
 K27 VSS178
 K27 VSS179
 K27 VSS180
 K27 VSS181
 K27 VSS182
 K27 VSS183
 K27 VSS184
 K27 VSS185
 K27 VSS186
 K27 VSS187
 K27 VSS188
 K27 VSS189
 K27 VSS190
 K27 VSS191
 K27 VSS192
 K27 VSS193
 K27 VSS194
 K27 VSS195
 K27 VSS196
 K27 VSS197
 K27 VSS198
 K27 VSS199
 K27 VSS200
 K27 VSS201
 K27 VSS202
 K27 VSS203
 K27 VSS204
 K27 VSS205
 K27 VSS206
 K27 VSS207
 K27 VSS208
 K27 VSS209
 K27 VSS210
 K27 VSS211
 K27 VSS212
 K27 VSS213
 K27 VSS214
 K27 VSS215
 K27 VSS216
 K27 VSS217
 K27 VSS218
 K27 VSS219
 K27 VSS220
 K27 VSS221
 K27 VSS222
 K27 VSS223
 K27 VSS224
 K27 VSS225
 K27 VSS226
 K27 VSS227
 K27 VSS228
 K27 VSS229
 K27 VSS230
 K27 VSS231
 K27 VSS232
 K27 VSS233

VSS

VSS_NCTF1 AT35
 VSS_NCTF2 AT1
 VSS_NCTF3 AR34
 VSS_NCTF4 B4
 VSS_NCTF5 B2
 VSS_NCTF6 B1
 VSS_NCTF7 A5

NCTF

CFG strapping information:

CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only)

11 = 1 x 16 PEG (Default)

10 = 2 x 8 PEG

CFG[3]: PCIe Static Numbering Lane Reversal.(Arrandale Only)

1: Normal Operation (Default)

0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection.(Arrandale Only)

1: Disabled - No Physical Display Port attached to Embedded DisplayPort

0: Enabled - An external Display Port device is connected to the Embedded Display Port

CFG[7]: Fixed for PCI Express 2.0 later specifications (Clarksfield)

Clarksfield (only for early samples pre-E51) - Connect to GND with 3.01K Ohm/5% resistor


For a common motherboard design (for AUB and CFD),

the pull-down resistor should be used. Does not impact Arrandale functionality.

Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.



CFG strapping information:

For Arrandale

CFG[2:0] - Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

CFG[3] - PCI Express* Static Lane Numbering Reversal. Lane Reversal will be applied across all 16 Lanes.

- 1: No lane reversal
- 0: Reversal

CFG[4] - Embedded DisplayPort Detection: This is used to detect the presence of a device on the Embedded DisplayPort.

CFG[17:5] - Reserved configuration pins.

Note: Hardware straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

For Clarksfield

CFG[1:0] - PCI Express* Port Bifurcation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

CFG[2] - Reserved Configuration pin.

CFG[3] - Reserved (Used by Arrandale Pprocessors for PCI Express* Static Lane Numbering Reversal)

CFG[11:4] - Reserved configuration pins.

CFG[12] - N/A on Clarksfield processors.

CFG[17:13] - Reserved configuration pins.


Note: Hardware straps are sampled after RSTIN# de-assertion.


ASUS
ASUSTAK COMPUTER INC. NBI

Title : CPU(3)_CFG.RSVD.GND
Engineer: Modim Zhang


Size C Project Name K42F
Date: Tuesday, November 10, 2009 Sheet 5 of 59

CPU XDP connector





PCH SPI ROM



PCH SPI ROM




Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPR#	No Reboot	Rising edge of PWROK	This signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO REBOOT bit (Chipset Config Registers: Offset 3410h/bit 5).
INT3_Iv#	Reserved	Rising edge of PWROK	This signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# de-asserts. NOTE: This signal should not be pulled low.
GNT3#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h/bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMB#	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. NOTE: This signal should always be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment															
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	<p>This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h/bit 1). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.</p> <table><tr><th>Bit11</th><th>Bit 10</th><th>Boot BIOS Destination</th></tr><tr><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table> <p>NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot.</p> <p>NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.</p>	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	PCI																
1	1	SPI																
0	0	LPC																

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDATA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDATA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDATA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.



Table 2-28. Functional Strap Definitions (Sheet 3 of 5)

Signal	Usage	When Sampled	Comment															
GNT0/#	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	<p>This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h/bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.</p> <table><thead><tr><th>Bit11</th><th>Bit 10</th><th>Boot BIOS Destination</th></tr></thead><tbody><tr><td>0</td><td>1</td><td>Reserved</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table> <p>NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.</p> <p>NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.</p>	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	PCI																
1	1	SPI																
0	0	LPC																
GNT2# / GPIO51	ESI Strap (Server Only)	Rising edge of PWROK	<p>This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts.</p> <p>Tying this strap low configures DMI for ESI compatible operation.</p> <p>NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.</p>															
IV_ALE	Reserved	Rising edge of PWROK	<p>This signal has a weak internal pull down.</p> <p>NOTE: This signal should not be pulled high.</p>															

Table 2-28. Functional Strap Definitions (Sheet 4 of 5)



Signal	Usage	When Sampled	Comment
HDA_DOCK_E# / GPIO[33]	Flash Descriptor Security Override / ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/ debug environments ONLY. NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SPI_MOSI	SPI Functionality Disable	Rising edge of ME/PWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
IV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull-down. NOTE: This signal should not be pulled high.
GPIO6	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull-up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. NOTE: This signal should not be pulled low.
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull-down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: A strong pull up may be needed for GPIO functionality.
L_DOC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.

CMOS Settings	JRST2001	TPM Settings	JRST2002
Clear CMOS	Shunt	Clear ME RTC Registers	Shunt
Keep CMOS	Open (Default)	Keep ME RTC Registers	Open (Default)



Strap information:

	H	L
ACT_SYNC: Select VCCSRM 1.5V or 1.8V (IPD)	1.5V	1.8V
SR_BKPR: No reboot strap (IPD)	No reboot	Disable No reboot
PCR_SPI_OV_RW: (IPD)	No Flash MR FW	Flash MR FW
SPI_S1: IPFW strap. (IPD)	Enable	Disable
PCR_INTVSRM Integrated 1.05 V VSRM Enable /Disable	Enable	Disable



PCH SPI ROM

CUT OFF

PCIE2: WLAN


PCIE5: LAN

PCIE7,8:

EDS 1.0: port7,port8 may not be available in all PCH SKUs.

Note: Place these registers near to PCIe Slots

PCH CLKREQ Setting:
Not connected to device.







U2001B



PCI-E*

From CLK BUFFER

Clock Flex



```
pre-ES1 not support
Reversal Feature
```



R1.1,item L15






Table 112. Intel ME-EC Interaction Signal List with and without M3 Support


Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (e.g., Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required Note: Optional if Intel ME is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel's ME-EC perspective.
SLP_S3#	Optional	Required Note: If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective

NOTE: Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.












ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.












HDA_SYNC: Select VCCVRM 1.5V or 1.8V (IPD)
 Low: 1.8V
 High: 1.5V



















```
PEREQ1:PCIEx0 & PCIEx1
PEREQ2:PCIEx2 & PCIEx3 & SATA
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6
```




<Variant Name>			
		Title : ICS9LPRS427C	
ASUSTek Computer INC.		Engineer: <u>Modim Zhang</u>	
Size	Project Name		Rev
A3	K42F		1.0
Date:	Thursday, November 12, 2009	Sheet	21 of 59




TouchPad



Keyboard Connector




<Variant Name>





GPU Thermal Sensor

CPU Thermal Sensor







PWM Fan






Close to pin1,9




For EMI




ANALOG MOAT


update 11/09 R2.0



INTERNAL MIC




PC BEEP




<Variant Name>

ASUS		Title : CODEC ALC 269	
ASUSTeK COMPUTER INC. NB2		Engineer: Modim Zhang	
Size	Project Name	Rev	
C	K42F	1.0	
Date: Thursday, November 12, 2009	Sheet	26	of 59


SPEAKER




HP and MIC




Internal MIC and AMP









LPC Debug Port










15,32 CRT_VSYNC_PCH
15,32 CRT_HSYNC_PCH


CRT_VSYNC 15,32
CRT_HSYNC 15,32


15,32 CRT_R_PCH
15,32 CRT_G_PCH
15,32 CRT_B_PCH

CRT_R 15,32
CRT_G 15,32
CRT_B 15,32

















ODD




HDD (1st)









Remove +2.5Vs is for ATI GFX




BLUETOOTH




For CPU




For 橢圓定位孔





HDD 呼吸孔







Main Board













<Variant Name>

ASUS		Title : Power_+1.8V&+0.9V	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Thursday, November 12, 2009	Sheet	49 of 59	

SUSB#_PWR POWER





SUSC#_PWR POWER




<Variant Name>

ASUS		Title : Power_Load_Switch	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date:	Thursday, November 12, 2009	Sheet	50 of 59





0.75VS / 1A



1.5V_SEL1	1.5V_SEL2	+1.5V	
0	0	1.35	-10%
0	1	1.425	-5%
1	0	1.5	Normal
1	1	1.575	+5%

Controller


- 1. Voltage & Current:**
1.5V: 8A
- 2. Frequency:**
Ton=3.85p*Rt(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)
=500KHZ
- 3. OCP:**
Set PR9107=20kohm
Iocp=Rocp*20/Rds(on)=24A
- 4. Soft start time:**
Soft-Star duration is 1.35ms
- 5. Inrush Current:**
C total =220uF
I inrush=0.163A

Power stage

- 1. IP Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.33A$
- 2. Ripple Current:**
Iripple=3.74A
- 3. ripple voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV
- 4. Inductor Spec:**
Isat=22A
Idc=11A
DCR=10mohm
- 5. MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)

<Variant Name>

ASUS		Title : +1.5V	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
C	K42F	1.0	
Date: Thursday, November 12, 2009	Sheet	54	of 59



<Variant Name>

ASUS **Title : POWER_VCORE**
ASUSTeK COMPUTER INC. NB Engineer: **Modim Zhang**

Size	Project Name	Rev
C	K42F	1.0

Date: Thursday, November 12, 2009 Sheet 55 of 55

VTT_CPU_SEL1 Default : H
VTT_CPU_SEL2 Default : L

VTT_CPU_SEL1	VTT_CPU_SEL2	+VTT_CPU	
0	0	0.945	-10%
0	1	0.998	-5%
1	0	1.049	Normal
1	1	1.103	+5%


VCORE_SEL1 Default : H
VCORE_SEL2 Default : L


VCORE_SEL1	VCORE_SEL2	+VCORE	
0	0	VID-100mV	-10%
0	1	VID-50mV	-5%
1	0	VID	Normal
1	1	VID+50mV	+5%

1.5V_SEL1 Default : H
1.5V_SEL2 Default : L

1.5V_SEL1	1.5V_SEL2	+1.5V	
0	0	1.35	-10%
0	1	1.425	-5%
1	0	1.5	Normal
1	1	1.575	+5%

<Variant Name>

		Title : Power_+VCCP	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		
A3			
Date:	Tuesday, November 10, 2009	Sheet	56 of 59




Power On Sequence

1 → 30

AC-IN Mode

M52J Power-On Sequence
Timing Diagram Rev.0.31



WWW.AliSaler.Com

DC-IN Mode

M52J Power-On Sequence
Timing Diagram Rev.0.31

