


Intel CPU

Merom 2M/4M SV

FSB:667 or 800 MHz

4, 5, 6



| PCB LAYER | |
|-----------|----------|
| L1: | Signal 1 |
| L2: | GND |
| L3: | Signal 2 |
| L4: | Signal 3 |
| L5: | GND |
| L6: | VCC |
| L7: | Signal 4 |
| L8: | Signal 5 |
| L9: | GND |
| L10: | Signal 5 |

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|---------------------------------|-----------------|-------|-----------|
| Title | | | |
| Block Diagram | | | |
| Size A3 | Document Number | | Rev SC |
| Pamirs-Discrete | | | |
| Date: Monday, December 18, 2006 | Sheet 1 | of 47 | |

| Signal | Usage/When Sampled | Comment |
|-------------------------|---|---|
| HDA_SDOUT | XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK. | Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h) |
| HDA_SYNC | PCIe Port Config 1 bit0, Rising Edge of PWROK. | Sets bit0 of RPC.PC(Config Registers:Offset 224h) |
| GNT2# | PCIe Port Config 2 bit0, Rising Edge of PWROK. | Sets bit2 of RPC.PC(Config Registers:Offset 224h) |
| GPIO20 | Reserved | Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH. |
| GNT3# | Top-Block Swap Override. Rising Edge of PWROK. | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT0# SPI_CS1# | Boot BIOS Destination Selection. Rising Edge of PWROK. | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC. |
| INTVRMEN | Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled. | Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high |
| LAN100_SLP | Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled. | Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high |
| SATALED# | PCIe LAN REVERSAL.Rising Edge of PWROK. | This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8) |
| SPKR | No Reboot. Rising Edge of PWROK. | If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5) |
| TP3 | XOR Chain Entrance. Rising Edge of PWROK. | This signal should not be pull low unless using XOR Chain testing. |
| GPIO33/ HDA_DOCK_EN# | Flash Descriptor Security Override Strap Rising Edge of PWROK. | Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments |

| XOR Chain Entrance Strap | | |
|--------------------------|-------------|---------------------------|
| ICH_RSVP TP3 | AZ DOUT ICH | Description |
| 0 | 0 | RSVD |
| 0 | 1 | Enter XOR Chain |
| 1 | 0 | Normal Operation(default) |
| 1 | 1 | Set PCIe port cofig bit1 |

| A16 swap override strap | | |
|-------------------------|--------------------------------|----------------|
| PCI GNT#3 | low = A16 swap override enable | high = default |

| BOOT BIOS Strap | | |
|-----------------|----------|--------------------|
| PCI_GNT#0 | SPI_CS#1 | BOOT BIOS Location |
| 0 | 1 | SPI |
| 0 | 0 | PCI |
| 1 | 1 | LPC(Default) |

| Integrated VccSus1_05,VccSus1_5,VccCL1_5 | | |
|--|-------------|-------------|
| SM_INTVRMEN | High=Enable | Low=Disable |
| Integrated VccLan1_05VccCL1_05 | | |
| LAN100_SLP | High=Enable | Low=Disable |


DEFAULE HIGH

| No Reboot Strap | |
|-----------------|----------------|
| SPKR | LOW = Defaule |
| | High=No Reboot |

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

| SIGNAL | Resistor Type/Value |
|---------------------|---------------------|
| HDA_BIT_CLK | PULL-DOWN 20K |
| HDA_RST# | NONE |
| HDA_SDIN[3:0] | PULL-DOWN 20K |
| HDA_SDOUT | PULL-DOWN 20K |
| HDA_SYNC | PULL-DOWN 20K |
| GNT[3:0] | PULL-UP 20K |
| GPIO[20] | PULL-DOWN 20K |
| LDA[3:0]#/FWH[3:0]# | PULL-UP 20K |
| LAN_RXD[2:0] | PULL-UP 20K |
| LDRQ[0] | PULL-UP 20K |
| LDRQ[1]/GPIO23 | PULL-UP 20K |
| PME# | PULL-UP 20K |
| PWRBTN# | PULL-UP 20K |
| SATALED# | PULL-UP 20K |
| SPI_CS1# | PULL-UP 20K |
| SPI_CLK | PULL-UP 20K |
| SPI_MOSI | PULL-UP 20K |
| SPI_MISO | PULL-UP 20K |
| TACH_[3:0] | PULL-UP 20K |
| SPKR | PULL-DOWN 20K |
| TP[3] | PULL-UP 20K |
| USB[9:0][P,N] | PULL-DOWN 15K |




INTEL CRESTLINE STRAP PIN



| CFG Strap | LOW 0 | HIGH 1 |
|----------------|------------------------------------|------------------------------------|
| CFG 5 | DMI X 2 | DMI X 4 |
| CFG 8 | Low Power PCI Express | Low Power mode |
| CFG 9 | PCI Express Graphics Lane Reversal | Normal Mode(Lanes number in order) |
| CFG 16 | FSB Dynamic ODT | Disabled |
| CFG 19 | DMI Lane Reserved | Reserved Lane |
| CFG 20 | Concurrent SDVO/PCIe | Only PCIe or SDVO is operation |
| SDVO_CTRL_DATA | NO SDVO Card Present | SDVO Card Present |

| | |
|--------|--------------------|
| CFG 12 | XOR/ALL-Z |
| CFG 13 | Reserved |
| LL(00) | Reserved |
| LH(01) | XOR Mode Enabled |
| HL(10) | All Z Mode Enabled |
| HH(11) | Normal Operation |

| | | |
|---|-----------------|-------|
| <Core Design> | | |
| 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | |
| Table of Content | | |
| Size A3 | Document Number | Rev |
| | Pamirs-Discrete | SA |
| Date: Wednesday, November 01, 2006 | Sheet 2 | of 47 |




```
original value:BGA479-SKT6-GPU1
```




0630 Connector Vendor :SmaTec
Part Number : QSH-030-01-F-D-TR

H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

layout note : Change R237 to 649 ohm if using XTP to ITP adapter





<Core Design>



PLACE C173 close to the TEST4 PIN,
make sure TEST3,TEST4,TEST5 trace
routing is reference to GND and
away other noisy signals

| CPU_BSEL | CPU_BSEL2 | CPU_BSEL1 | CPU_BSEL0 |
|----------|-----------|-----------|-----------|
| 166 | 0 | 1 | 1 |
| 200 | 0 | 1 | 0 |



Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .




layout note:
place C3 near
PIN B26


Length match within
25 mils . The trace
width/space/other is
20/7/25 .



Close to CPU pin
within 500mils



Mid Frequncd Decoupling








<Core Design>

| | |
|---|--|
| <p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchiu, Taipei Hsien 221, Taiwan, R.O.C.</p> | |
| <p>Title</p> <p>CRESTLINE(2/6)-DDR2 A/B CH</p> | |
| <p>Size</p> <p>A3</p> | <p>Document Number</p> <p>Pamirs-Discrete</p> |
| <p>Date: Wednesday, October 18, 2006</p> | <p>Sheet 8 of 47</p> |
| <p>Rev</p> <p>SA</p> | <p>SA</p> |






Strap Pin Table



| | |
|------------------------------------|---|
| CFG[2:0] FSB Freq select | 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved |
| CFG5 (DMI select) | 0 = DMI x 2 1 = DMI x 4 * |
| CFG6 | Reserved |
| CFG7 (CPU Strap) | 0 = Reserved 1 = Mobile CPU * |
| CFG8 (Low power PCIE) | 0 = Normal mode 1 = Low Power mode * |
| CFG9 (PCIE Graphics Lane Reversal) | 0 = Reverse Lane 1 = Normal Operation * |
| CFG[11:10] | Reserved |
| CFG[13:12] (XOR/ALLZ) | 00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)* |
| CFG[15:14] | Reserved |
| CFG16 (FSB Dynamic ODT) | 0 = Disable 1 = Enable * |
| CFG[18:17] | Reversed |
| SDVO_CTRLDATA | 0 = No SDVO Device Present * 1 = SDVO Device Present |
| CFG19(DMI Lane Reversal) | 0 = Normal Operation * (Lane number in Order) 1 = Reverse lane |
| CFG20(PCIE/SDVO concurrent) | 0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu. |





<Core Design>

| | | | |
|--|---------------------------|---------------------|---------|
| 緯創資通 | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title | | | |
| CRESTLINE(3/6)-VGA/LVDS/TV | | | |
| Size | Document Number | Rev | |
| A3 | | | SA |
| Date: | Monday, December 18, 2006 | Sheet | 9 of 47 |










緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | | | |
|---------------------------|-----------------------------|-------------|----------|
| Title | | | |
| DDRII-SODIMM SLOT1 | | | |
| Size | Document Number | | Rev |
| Custom | Pamirs-Discrete | | S |
| Date: | Wednesday, October 18, 2006 | Sheet 13 of | 47 |

8 DDR_B_DQS#[0..7] <<>>
 8 DDR_B_DQ[0..63] <<>>
 8 DDR_B_DM[0..7] <<>>
 8 DDR_B_DQS#[0..7] <<>>
 8 DDR_B_MA[0..13] <<>>
 8 DDR_B_BS[0..2] <<>>

Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V5



7 DDR_B_MA14 <<>>


DM1
 DDR_B_MA0 102 A0
 DDR_B_MA1 101 A1
 DDR_B_MA2 100 A2
 DDR_B_MA3 99 A3
 DDR_B_MA4 98 A4
 DDR_B_MA5 97 A5
 DDR_B_MA6 96 A6
 DDR_B_MA7 95 A7
 DDR_B_MA8 94 A8
 DDR_B_MA9 93 A9
 DDR_B_MA10 92 A10/AP
 DDR_B_MA11 91 A11
 DDR_B_MA12 90 A12
 DDR_B_MA13 89 A13
 DDR_B_MA14 88 A14
 DDR_B_BS2 84 A15
 DDR_B_BS0 107 BA0
 DDR_B_BS1 106 BA1

DDR_B_D0 5 DQ0
 DDR_B_D1 7 DQ1
 DDR_B_D2 17 DQ2
 DDR_B_D3 18 DQ3
 DDR_B_D4 4 DQ4
 DDR_B_D5 6 DQ5
 DDR_B_D6 14 DQ6
 DDR_B_D7 16 DQ7
 DDR_B_D8 23 DQ8
 DDR_B_D9 24 DQ9
 DDR_B_D10 25 DQ10
 DDR_B_D11 37 DQ11
 DDR_B_D12 20 DQ12
 DDR_B_D13 22 DQ13
 DDR_B_D14 36 DQ14
 DDR_B_D15 38 DQ15
 DDR_B_D16 43 DQ16
 DDR_B_D17 45 DQ17
 DDR_B_D18 55 DQ18
 DDR_B_D19 57 DQ19
 DDR_B_D20 44 DQ20
 DDR_B_D21 46 DQ21
 DDR_B_D22 56 DQ22
 DDR_B_D23 58 DQ23
 DDR_B_D24 61 DQ24
 DDR_B_D25 63 DQ25
 DDR_B_D26 73 DQ26
 DDR_B_D27 75 DQ27
 DDR_B_D28 62 DQ28
 DDR_B_D29 64 DQ29
 DDR_B_D30 74 DQ30
 DDR_B_D31 76 DQ31
 DDR_B_D32 123 DQ32
 DDR_B_D33 125 DQ33
 DDR_B_D34 135 DQ34
 DDR_B_D35 137 DQ35
 DDR_B_D36 124 DQ36
 DDR_B_D37 126 DQ37
 DDR_B_D38 134 DQ38
 DDR_B_D39 136 DQ39
 DDR_B_D40 141 DQ40
 DDR_B_D41 143 DQ41
 DDR_B_D42 151 DQ42
 DDR_B_D43 153 DQ43
 DDR_B_D44 140 DQ44
 DDR_B_D45 142 DQ45
 DDR_B_D46 152 DQ46
 DDR_B_D47 154 DQ47
 DDR_B_D48 157 DQ48
 DDR_B_D49 159 DQ49
 DDR_B_D50 173 DQ50
 DDR_B_D51 175 DQ51
 DDR_B_D52 158 DQ52
 DDR_B_D53 160 DQ53
 DDR_B_D54 174 DQ54
 DDR_B_D55 176 DQ55
 DDR_B_D56 179 DQ56
 DDR_B_D57 181 DQ57
 DDR_B_D58 189 DQ58
 DDR_B_D59 191 DQ59
 DDR_B_D60 190 DQ60
 DDR_B_D61 182 DQ61
 DDR_B_D62 192 DQ62
 DDR_B_D63 194 DQ63

DDR_B_DQS#0 11 DQS0#
 DDR_B_DQS#1 29 DQS1#
 DDR_B_DQS#2 49 DQS2#
 DDR_B_DQS#3 68 DQS3#
 DDR_B_DQS#4 129 DQS4#
 DDR_B_DQS#5 146 DQS5#
 DDR_B_DQS#6 167 DQS6#
 DDR_B_DQS#7 186 DQS7#

DDR_B_DQ#0 13 DQ#0
 DDR_B_DQ#1 31 DQ#1
 DDR_B_DQ#2 51 DQ#2
 DDR_B_DQ#3 70 DQ#3
 DDR_B_DQ#4 131 DQ#4
 DDR_B_DQ#5 148 DQ#5
 DDR_B_DQ#6 169 DQ#6
 DDR_B_DQ#7 188 DQ#7

M_ODT2 114
 M_ODT3 119



RAS# 108 DDR_B_RAS# 8
 WE# 109 DDR_B_WE# 8
 CAS# 113 DDR_B_CAS# 8
 CS0# 110 DDR_CS2_DIMMB# 7
 CS1# 115 DDR_CS3_DIMMB# 7
 CKE0 79 DDR_CKE2_DIMMB 7
 CKE1 80 DDR_CKE3_DIMMB 7
 CK0# 30 M_CLK_DDR2 7
 CK0# 32 M_CLK_DDR#2 7
 CK1# 164 M_CLK_DDR3 7
 CK1# 166 M_CLK_DDR#3 7

DM0 10 DDR_B_DM0
 DM1 26 DDR_B_DM1
 DM2 52 DDR_B_DM2
 DM3 67 DDR_B_DM3
 DM4 130 DDR_B_DM4
 DM5 147 DDR_B_DM5
 DM6 170 DDR_B_DM6
 DM7 185 DDR_B_DM7


SDA 195 ICH_SMBDATA 3.13.20
 SCL 197 ICH_SMBCLK 3.13.20
 VDDSPD 199
 SA0 198 R420 1 10KR2J3-GP
 SA1 200 R421 1 10KR2J3-GP

NC#50 60
 NC#69 83
 NC#83 83
 NC#120 120
 NC#163/TEST 163

VDD 81
 VDD 82
 VDD 87
 VDD 88
 VDD 89
 VDD 96
 VDD 103
 VDD 104
 VDD 111
 VDD 112
 VDD 117
 VDD 118

VSS 3
 VSS 8
 VSS 9
 VSS 12
 VSS 15
 VSS 18
 VSS 21
 VSS 24
 VSS 27
 VSS 28
 VSS 33
 VSS 34
 VSS 39
 VSS 40
 VSS 41
 VSS 42
 VSS 47
 VSS 48
 VSS 53
 VSS 54
 VSS 59
 VSS 60
 VSS 65
 VSS 66
 VSS 71
 VSS 72
 VSS 77
 VSS 78
 VSS 121
 VSS 122
 VSS 127
 VSS 128
 VSS 132
 VSS 133
 VSS 138
 VSS 139
 VSS 144
 VSS 145
 VSS 149
 VSS 150
 VSS 155
 VSS 156
 VSS 161
 VSS 162
 VSS 165
 VSS 168
 VSS 171
 VSS 172
 VSS 177
 VSS 178
 VSS 183
 VSS 184
 VSS 187
 VSS 190
 VSS 193
 VSS 196

OTD0 201
 OTD1 201
 VREF 201
 VSS 201
 GND 201
 MH1 201
 MH2 201




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsin 221, Taiwan, R.O.C.

| Title | | |
|-----------------------------------|-----------------|-------|
| DDR2-SODIMM SLOT2 | | |
| Size | Document Number | Rev |
| Custom | Pamirs-Discrete | SA |
| Date: Wednesday, October 18, 2006 | Sheet 14 | of 47 |

CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift






TV OUT CONN

connector



Place this 2 resistors
close to the TV-out
connector



5V @ ext. CRT side

<Core Design>






緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| CRT/TV Connector | | |
|---------------------------------|-----------------|--------|
| Size A3 | Document Number | Rev SA |
| Date: Friday, November 24, 2006 | Sheet 15 of 47 | |

LED / INVERTER INTERFACE

LCD/INV CONN




<Core Design>

緯創資通









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| LCD/Inverter Connector | | | |
|----------------------------------|-----------------|-----------------|----|
| Title | Document Number | Rev | SA |
| Size | Custom | Pamirs-Discrete | SA |
| Date: Tuesday, December 19, 2006 | Sheet 16 | of 47 | |

Docking Connector



Hsync & Vsync level shift





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Board to board conn/ Docking**

Size: A3 Document Number: **Pamirs-Discrete** Rev: **SA**


Date: Friday, November 24, 2006 Sheet: 17 of 47



| A16 swap override Strap | |
|-------------------------|--|
| PCI_GNT3# | Low= A16 swap override Enable High= Default * |





| Boot BIOS Strap | | |
|-----------------|----------|--------------------|
| PCI_GNT0# | SPI_CS#1 | Boot BIOS Location |
| 0 | 1 | SPI |
| 1 | 0 | PCI |
| 1 | 1 | LPC * |




<Core Design>

| | |
|--|--------------------------|
| 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | ICH8(1/4)-PCI/INT |
| Size A3 | Document Number |
| Date: Monday, December 18, 2006 | Sheet 18 of 47 |
| Pamirs-Discrete SA | |










<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|--------------------------|-----------------|-----------------------------|-------|
| Title | | | Thermal/Fan Controller G792 | |
| Size | Custom | Document Number | SA | |
| Date: | Monday, October 23, 2006 | Sheet | 22 | of 47 |


SATA HD Connector




CD-ROM CONNECTOR




USB PORT






<Core Design>



| | | | |
|------------------------------------|-----------------|---|------------------|
| 緯創資通 | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| R5C832/PCI | | | |
| Size A3 | Document Number | Pamirs-Discrete | Rev SA |
| Date: Wednesday, December 06, 2006 | | Sheet 24 of | 47 |



3D3V MINI S0



WWAN



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

MINI CARD CONN.


Document Number

Pamirs-Discrete


| | |
|-----|--|
| Rev | |
|-----|--|

Date: Tuesday, December 19, 2006

Sheet 26 of 4




10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW





Green : Link up
Blinking : TX/RX activity



NEWCARD Connector

Place them Near to Connector

Place them Near to Chip




For Newcard socket





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | | |
|----------------------------------|-----------------|----------|
| LAN connector/NEW CARD/SIM | | |
| Size | Document Number | Rev |
| A3 | Pamirs-Discrete | SA |
| Date: Tuesday, December 12, 2006 | Sheet | 28 of 47 |








CAMERA

Internal KeyBoard Connector


31 KROW[1..8] <<< <<<
31 KCOL[1..16] <<< <<<

Keyboard matrix (from vendor)



| | US | Eur | Jap |
|------------|----|-----|-----|
| MATRIXID1# | 0 | 1 | 0 |
| MATRIXID2# | 0 | 0 | 1 |




Blue thumb



TouchPad Connector








TOUCH-PAD SWITCH




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KeyBoard-CONN

Size A3 Document Number Rev
Date: Monday, December 18, 2006 Sheet 32 of 47





TOP VIEW



(BOTTOM VIEW)

Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

GOLDEN FINGER FOR DEBUG BOARD



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **FWH and Debug**


Size A3 Document Number: **Pamirs-Discrete** Rev: **SA**

Date: Thursday, November 02, 2006 Sheet 33 of 47


5V_AUX_S5 TO 5V_S5




TPM 1.2



Run Power




Finger Printer



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | | | |
|---------------------|---------------------------|-------|----------|
| PWRPLANE&RESETLOGIC | | | |
| Size | Document Number | Rev | |
| A3 | | SA | |
| Date | Monday, December 18, 2006 | Sheet | 34 of 47 |






```
For TPS51120,  
Vout=5V  
1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.  
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.  
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.  
Vout=3.3V  
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.  
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.  
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.
```

$$\begin{aligned} I_{ocp} &= 7.0 \times 2 = 14A \\ R_{ds,on} &= 17m\ ohm \\ V_{cs2} &= I_{ocp} * R_{ds,on} = 28mV \\ V_{ILIM2} &= V_{cs2} / 0.1 = 2.38V \end{aligned}$$



| Ton | Frequency (Out1)KHz | Frequency (Out2)KHz |
|------|---------------------|---------------------|
| AGND | 620 | 460 |
| REF | 485 | 355 |
| OPEN | 345 | 255 |
| VCC | 235 | 170 |



$V_{out} = V_{fb} * (1 + (R1/R2))$
Where $V_{fb} = 1.0V, R2 = 10Kohm$

| | | | |
|---|-----------------|---|-------|
| <Core Design> | | | |
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| 1D8V_S3/1D8V21_SAI | | | |
| Size | Document Number | Rev | |
| A3 | | SA | |
| Date: Monday, December 18, 2006 | | Sheet 37 | of 47 |





WWW.AllSales.COM
Date: Tuesday, November 07, 2006
Sheet 38 of 47








1D2V_S0
Iomax=3A


2D5V_S0
Iomax=300mA











<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | | | | |
|------------|---------------------------|--|--|--------------|----|-----------|----|
| Title | | | | VRAM1 | | | |
| Size A3 | Document Number | | | | | Rev | |
| | Pamirs-Discrete | | | | | SC | |
| Date: | Monday, December 18, 2006 | | | Sheet | 44 | of | 47 |



D

C

B

A

42



<Core Design>

| | | | |
|--|--|----------------------------|--|
| 緯創資通 | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | Title | |
| Size | | Document Number | |
| Date: Monday, December 18, 2006 | | Sheet 45 of 47 | |
| Rev | | SC | |

Adaptor in to generate DCBATOUT

