

# Compal confidential


## Schematics Document

Mobile Penryn uFCPGA with Intel  
Cantiga\_GM+ICH9-M core logic

2008-05-22  
REV : 0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT OR PERSON WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS SHEET OR THE INFORMATION IT CONTAINS IS PROHIBITED AND WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW. WITHOUT PREJUDICE TO THE FOREGOING, THIS SHEET IS LOANED TO YOU FOR YOUR USE ONLY AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer UMA	0.3
				Date: Friday, May 23, 2008	Sheet 1 of 44

# Montevina Consumer UMA



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2006/02/13		Deciphered Date		2006/03/10		Title		Block Diagram			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN THE CUSTODY OF THE COMPETENT DIVISION OF R&D. IT IS TO BE USED ONLY FOR THE PURPOSES OF THE PROJECT FOR WHICH IT WAS DESIGNED. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.								Rev		0.3			
								Document Number		Montevina Consumer Discrete			
								Date:		Friday, May 23, 2008		Sheet 2 of 44	
								n		e			

## Voltage Rails

O MEANS ON  
X MEANS OFF

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

USB assignment :	PCIe assignment :
USB-0 Right side port	PCIe-1 WLAN
USB-1 Right side port	PCIe-2 Robson
USB-2 Left side port (combo with ESATA)	PCIe-3 TV-tuner
USB-3 Dock	PCIe-4 LAN
USB-4 USB Camera	PCIe-5 Card reader
USB-5 WLAN	PCIe-6 New card
USB-6 Bluetooth	
USB-7 Finger Printer	
USB-8 TV-tuner	
USB-9 New card	
USB-10 Left side port	
USB-11 Touch screen	

## Symbol Note :

 : means Digital Ground

 : means Analog Ground

45@ : stuff when 45 level assembly.

@ : just reserve , no stuff.

DEBUG@ : reserve for debug only.



## SMBUS Control Table


	SOURCE	INVERTER	Battery	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK Gen.	MINI CARD	LCD	Cap.board
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V <sub>CY</sub>
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X
ESB_CLK ESB_DAT	KB926	X	X	X	X	X	X	X	X	V <sub>ENE</sub>
DDC2_CLK DDC2_DAT	North Bridge	X	X	X	X	X	X	X	V	X
ICH_SMBCLK ICH_SMBDATA	South Bridge	X	X	X	X	V	V	V	X	X

## I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title		
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT OR REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>				Notes List		
				Docu Custom	Document Number	Rev
				Montevina Consumer Discrete		0.3
				Date:	Friday, May 23, 2008	Sheet 3 of 44








\* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Length match within 25 mils. The trace width/space/other is 20/7/25.







Mid Frequency Decoupling

Near CPU CORE regulator


ESR <= 1.5m ohm  
Capacitor > 1980uF



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE DRAWING AND NOT TO BE REPRODUCED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
				Date: Monday, May 26, 2008	Sheet 6 of 44








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2006/02/13		Deciphered Date		2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN THE STRICTEST CONFIDENCE AND NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Title		Cantiga(2/6)-DDR2 A/B CH	
				Document Number		Rev	
				Montevina Consumer Discrete		0.3	
				Date: Friday, May 23, 2008		Sheet 8 of 44	











Date:	Friday, May 23, 2008	Sheet	10	of	44
-------	----------------------	-------	----	----	----




[illegible]





**Layout Note:**  
Place near  
JDIMM1



**Layout Note:**  
Place one cap close to every 2  
pullup  
resistors terminated to +0.9VS



**Layout Note:**  
Place these resistor  
closely JP3, all  
trace length Max=1.5"



Security Classification			Compal Secret Data			Title		
Issued Date	2006/02/13	Deciphered Date	2006/03/10			Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Document Number			DDR2-SODIMM SLOT1		
Date: Friday, May 23, 2008			Sheet 13 of 44			Rev 0.3		

















**Note: CRT / TV-out should route to JP30 first then to the JP1 & JP2 on system side.**



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ AND MAY BE A TRADE SECRET OR CONTAIN INFORMATION THAT IS A TRADE SECRET. THIS SHEET MAY NOT BE REPRODUCED, COPIED, LOANED, RENTED, REPRODUCED, OR OTHERWISE DISCLOSED TO ANY OTHER PERSON WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC. ANY VIOLATION OF THIS NOTICE MAY BE CAUSE FOR LEGAL ACTION.




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	LCD CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT UNDER THE CUSTODY OF THE COMPETENT DIVISION OF R&D. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer UMA	0.3
				Date: Friday, May 23, 2008	Sheet 17 of 44




### A16 swap override Strap

PCI\_GNT3# Low= A16 swap override Enble  
High= Default \*





### Boot BIOS Strap


PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *



ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)
----------------	---













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				ICH9(4/4) POWER&GND	
				Document Number	
				Montevina Consumer Discrete	
				Date:	Friday, May 23, 2008
				Sheet	21 of 44
				Rev	0.3








PCB 03W LA-4081P REV0 MB UMA

Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	HDD & CDROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN THE CUSTODY OF THE COMPETENT DIVISION OF R&D. IT IS NOT TO BE REPRODUCED OR DISCLOSED TO ANY OTHER DEPARTMENT OR TO ANY OTHER PERSON WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev	0.3
Date: Friday, May 23, 2008				Sheet	22 of 44





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>88E8042 10/100 LAN</b>	
Issued Date	2006/10/26	Deciphered Date	2007/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE LOANED, REPRODUCED, COPIED, REPRODUCED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-0081P	Rev 0.3
				Date:	Friday, May 23, 2008         Sheet 23 of 44



Power Rail	Voltage Tolerance	Primary		Auxiliary
		Peak (Max) mA per	Normal (Max) mA	Normal (Max) mA
+3.3V	+/- 9%	1000	750	
3.3Vaux	+/- 9%	330	250	250 (Wake Enable) 5 (Wake Disable)
+1.5V	+/- 5%	500	375	N/A

## Mini Card 2--WLAN



## New Card





Follow 17" DIS.

**Near to Express Card slot.**



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2005/05/26	Deciphered Date	2006/07/26	Title	<b>WWAN, WWAN, New Card</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR REFERRED TO IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3	
<p>W-AllSaler.Com</p>				Date:	Friday, May 23, 2008	
				Sheet	24 of 44	







SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K

Security Classification	Compal Secret Data					
Issued Date	2006/10/26	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE SECURITY OF THIS SHEET MAY NOT BE COMPROMISED BY THE CUSTODY OF THE COMPLETE DIVISION OR THE CUSTOMER. THE CUSTOMER SHALL NOT REPRODUCE OR DISCLOSE THIS SHEET NOR THE INFORMATION IT CONTAINS WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Codex_IDT9271B7		
				Part Number Document Number Date: Monday, May 28, 2008	Customer Sheet 26 of 44	Revision Rev 0.3



# MDC 1.5 Conn.



## Mini Card 1---Robson




Security Classification	Compal Secret Data			Title	
Issued Date	2006/10/26	Deciphered Date	2006/07/26	MDC 1.5 & Robson	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT IN THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. IT IS NOT TO BE REPRODUCED OR DISCLOSED TO ANY OTHER DEPARTMENT OR TO ANY OTHER PERSON WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
Date: Friday, May 23, 2008				Sheet	27 of 44



Security Classification		Compal Secret Data		Title	
Issued Date	2006/10/26	Deciphered Date	2006/07/26	AMP & Audio Jack	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, EITHER WHOLLY OR IN PART, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</p>				Doc Number	Rev
<p>W-AllSales-Com</p>				Montevina Consumer Discrete	0.3
Date: Monday, May 26, 2008				Sheet	28 of 44

Left side USB CONNECTOR

[illegible]

### Left side eSATA/USB combination Connector

The diagram illustrates the left side of the eSATA/USB combination connector. It shows the connection of USB and SATA signals to the JP25 connector on the TYCO 1759576-1 component. The USB section includes USB\_VCCA, USB20\_N2, USB20\_P2, and USB20\_P1. The SATA section includes SATA\_TXP5, SATA\_TXN5, SATA\_RXN5, and SATA\_RXP5. The diagram also shows the connection of these signals to the D52, D90, and D91 connectors on the PRTR5V0U2X\_SOT143-4 component.

## Touch screen connector


WWW.AllSaler.Com







# LED




Cap Lock

System status LED


Battery Charge LED

HDD LED


## Mini-PCIE Card LED




## K/B backlight



## T/P Board (Inclde T/P\_ON/OFF)



## SWITCH BOARD.





Security Classification	Compal Secret Data	
Issued Date	2006/02/13	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		




Compal Electronics, Inc.	
KBD, ON/OFF, SW, CIR	
Document Number	Rev 0.3
Montevina Consumer Discrete	
Date: Monday, May 26, 2008	Sheet 32 of 44

## DOCK\_PWR\_ON Spec

0V = Notebook S4/S5, Dock off  
2.5V = Notebook S3, Dock on  
4V = Notebook S0, Dock on




## Atlas/ Saturn Dock




## MIC\_Dock

Need 600 Ohm 500 mA




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>DOCK CONN.</b>	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	<b>Montevina Consumer Discrete</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number Date: Friday, May 23, 2008	Rev 0.3
				Sheet 33 of 44	


### +5VALW to +5VS Transfer






### +3VALW to +3VS Transfer



### DIM LED




### +1.8V to +1.8VS Transfer



### Discharge circuit


0512\_Change from 470 ohm to 10 ohm.



Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3
Montevina Consumer Discrete				Date: Friday, May 23, 2008	Sheet 34 of 44




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>HDMI LS &amp; Conn.</b>	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				Document Number <b>Montevina Consumer Discrete</b>	Rev 0.1
Date: Friday, May 23, 2008				Sheet 35 of 44	




PH1 under CPU botten side :  
CPU thermal protection at 90 +-3 degree C  
Recovery at 47 +-3 degree C


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				DC Connector/CPU OTP	
Size	Document Number	Montevina Consumer Discrete		Rev	
Date:	Friday, May 23, 2008	Sheet		36	of 44











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED FOR DISCLOSURE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3
Montevina Consumer Discrete				Date	Friday, May 23, 2008
				Sheet	38 of 44







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title	0.9VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					Montevina Consumer Discrete
				Rev	0.3
				Date:	Friday, May 23, 2008
				Sheet	41 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	CPU CORE
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Document Number
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					Rev
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>Monterinea Consumer Discrete</p>	
Date:	Friday, May 23, 2008		Sheet	42	of 44

5					4					3					2					1				
D																								
C																								
B																								
A																								

WWW.AliSaler.Com

Title																									
<Title>																									
Size		Document Number																		Rev					
A		<Doc>																		0.3					
Date					Friday, May 23, 2008										Sheet					43		of		44	

WWW.AliSaler.Com

Title																								
<Title>																								
Size					Document Number															Rev				
A					<Doc>															0.3				
Date					Friday, May 23, 2008										Sheet					43 of 44				



Item	PAGE	Fixed Issue	Request by	Modify List	Date	Note
01	04	System thermal shutdown when use NS thermal sensor	HW	Change R8 and R9 from 100 ohm to 0 ohm. Comfirm with SMSC this change is no risk for EMC1402.	0430	SI --> PV
02	31	Follow JAK00 DIS design	HW	Change R2189 and R615 from 100K ohm to 8.2K ohm.	0430	SI --> PV
03	31	Follow JAK00 DIS design	HW	Change EC_PME# pull high power rail from +3VL to +3VALW.	0430	SI --> PV
04	31	Solve AC LED always light even without AC adapter.	HW	Reverse D54 for AC_IN.	0430	SI --> PV
05	32	Solve T/P LED always light even power off.	HW	Change T/P LED power rail from +5VALW_LED to +5VS_LED.	0430	SI --> PV
06	24	Solve +3VS/+5VS has leakage power when S5 and S3.	HW	Reseve R2160.	0430	SI --> PV
07	09	Remove useless component because JAK00 do not support WWAN.	HW	Remove C1018~C1025.	0430	SI --> PV
08	28	Remove useless component.	HW	Remove C990 and C991 (1uF_0603).	0430	SI --> PV
09	31	For ENE cap. board.	HW	Add R442 and R443.	0430	SI --> PV
10	32	Fine-tune LED brightness (Power LED and Cap Lock LED).	HW	Change R2202 to 1.8K ohm and R986 to 750 ohm.	0502	SI --> PV
11	31	To avoid Lid function abnormal when battery mode only.	HW	Chagne Lid Switch power rail from +3VALW to +3VL.	0502	SI --> PV
12	28	Reserve 0603 package if EMI need to stuff bead.	HW	Change from 0402 to 0603 size.	0502	SI --> PV
13	35	To match ST new chipset (internal Hot Plug inverse circuit).	HW	Reserve R45.	0505	SI --> PV
14	09	Double confirm NB strapping setting with CRB. it can solve flash display.	HW	Change R70 to pull low ; reserve R65 ; reserve R66, R77 (reserve R66, R77 to solve flash display)	0505	SI --> PV
15	19	Follow Intel design guild, add pull high 10k ohm for SATA_LED#	HW	Add R49 and pull high to +3VS.	0505	SI --> PV
16	15	Reserve R714 because already pull high near North Bridge.	HW	Reserve R714.	0505	SI --> PV
17	24	Solve +3VS power leakage when S3/S4/S5.	HW	Reserve R485.	0505	SI --> PV
18	17	Solve internal MIC has noise when recording.	HW	Reserve C302 and C303.	0509	SI --> PV
19	26	Solve EMI issue for digital MIC (follow Vader DIS).	EMI	Add L10.	0509	SI --> PV
20	30	Follow common design.	HW	Add pull high R61 for SPI WP# and HOLD#.	0510	SI --> PV
21	19	Follow Intel check list.	HW	Change R363 from 180K ohm to 20K ohm and C538 from 0.1uF to 1uF.	0510	SI --> PV
22	24	Follow vender's recommend.	HW	Separate PCIE and USB card present.	0510	SI --> PV
23	04	Delete XDP debug port to solve EMI issue.	EMI	Delete JP42, R730, R733~R735, R738~R741, C851.	0512	SI --> PV
24	15	Delete XDP debug port to solve EMI issue.	EMI	Delete R134 and R135 (Remove XDP clock for XDP port).	0512	SI --> PV
25	20	Remove external HDCP interface.	HW	Delete R440~R441, R1008~R1010.	0512	SI --> PV
26	30	Remove external HDCP ROM.	HW	Delete R438~R439, R415, R422, R427, C304, and U8.	0512	SI --> PV
27	20	Remove useless function.	HW	Reserve R1040.	0512	SI --> PV
28	35	Fine-tune HDMI signal quality.	HW	Change R706 from 4.7K to 3.09K ohm.	0512	SI --> PV
29	15	Solve EMI issue.	EMI	Reserve R126.	0512	SI --> PV
30	34	Solve leakage power for VCC_HV of north bridge when S3/S4/S5..	HW	Base on Intel recommend, change R661 of +3VS discharge circuit from 470 ohm to 10 ohm	0512	SI --> PV
31	31	Solve can not power on issue if +3VL output cap. total over 20uF.	HW	Delete C1009.	0512	SI --> PV
32	28	Audio fail for ESD test.	ESD	Connect U30 thermal PAD to GNDA.	0515	SI --> PV
33	26	Audio fail for ESD test.	ESD	Connect U56 thermal PAD to GNDA.	0515	SI --> PV
34	16	Follow Blade/Vader DIS use the same material.	HW	Change L13, L15, L17.	0515	SI --> PV
35	32	Solve EMI issue for ENE cap. board.	ENE	Stuff R2192, R2193, and C996.	0515	SI --> PV
36	32	Solve EMI issue for ENE cap. board.	ENE	Add C1082, C1087, C1089~C1093.	0515	SI --> PV
37	32	Remove useless parts (LDO for ENE cap. board).	HW	Remove U79, R2139, C2126, C2127, PJP607.	0516	SI --> PV
38	32	Remove useless parts (LDO for ENE cap. board).	HW	Chagne JP38 pin1 power from +3VL_CAP to +3VL.	0516	SI --> PV
39	26	Solve MIC jack detect abnormal when plug in Dock.	HW	Change to right part number for R524 (39.2K_0402).	0519	SI --> PV
40	20	Solve pop noise when press CTRL+ALT+DEL.	HW	Reserve R424.	0520	SI --> PV
41	17	Solve wavey issue in CRT monitor.	HW	Add PJP305 to sparate GND.	0521	SI --> PV
42	17	Remove useless part.	HW	Remove L8.	0521	SI --> PV
43	26	Solve ESD test fail for Audio.	HW	Reserve R69 and C728.	0521	SI --> PV
44	29	For ESD request.	ESD	Delete R2183.	0522	SI --> PV
45	35	There is inverse circuit internal in new version chipset for HPD signal.	HW	Change U50 from STHDLS10QTR to STHDLS10TQTR.	0522	SI --> PV
46	35	Reserve inverse circuit.	HW	Reserve Q102 and R563.	0522	SI --> PV
47	35	Follow vender's recommend.	HW	Add R712 and pull high to +3VS_LS.	0522	SI --> PV
48	10	To prevent wavy issue in CRT.	HW	Add C148.	0522	SI --> PV