

COMPAL CONFIDENTIAL

MODEL NAME : **JAL21**

PCB NO : **LA-4042P (DAA00000T0L)**

BOM P/N : **43153331L01**

M09 Maybach DIS uFCPGA Mobile Penryn Intel Cantiga PM + ICH9M

2007-10-31

REV : 0.1

@ : Nopop Component

MB PCB

Part Number	Description
DAA00000R0L	PCB 03P LA-4051P REV0 M/B

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Cover Sheet		
Title	LA-4042P	
Size	Document Number	Rev
Date: Wednesday, October 31, 2007	Sheet 1 of 56	0.1



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	ON
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH	LOW	HIGH	ON	ON	ON	OFF	ON
S5 (SOFT OFF) / M1	LOW	HIGH	LOW	LOW	HIGH	ON	ON	ON	OFF	ON
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+15V_ALW +5V_ALW +3.3V_ALW_ICH +3.3V_RTC_LDO	+3.3V_SUS +1.8V_MEM	+5V_RUN +3.3V_RUN +2.5V_RUN +1.5V_RUN +0.9V_DDR_VTT +GPU_CORE +VCC_CORE +1.05V_VCCP +FBVDDQ +1.1V_GFX_PCIE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C847	AD17	REQ#1 / GNT#1	PIRQ[B..D]

ICH9-M	USB PORT#	DESTINATION
	0	JUSB1 (Ext Right Side Top)
	1	JUSB1 (Ext Right Side Bottom)
	2	JESA1 (Ext Left Side Bottom)
	3	JESA1 (Ext Left Side TOP)
	4	WLAN
	5	WWAN
	6	WPAN
	7	Card Bus/Express card
	8	DOCKING
	9	DOCKING
	10	USH->BIO
	11	Camera

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 BT/UWB
Lane 4	EXPRESS CARD
Lane 5	None
Lane 6	10/100/1G LAN

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Index and Config.

Title	Document Number	Rev
Size	LA-4042P	0.1
Date:	Wednesday, October 31, 2007	Sheet 3 of 56



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Power Rail


LA-4042P

Rev 0.1

Date: Wednesday, October 31, 2007 Sheet 4 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Clock Generator

LA-4042P


Rev 0.1

Date: Wednesday, October 31, 2007 Sheet 6 of 56






FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



Dual Core Should follow Quad Core value
Avia should support Quad / Dual Core CPU

Length match within 25 mils, Z0=27.4 ohm

Place R75 and R76 near CPU



Route VCCSENSE and VSSSENSE trace at 27.4 ohms, 7 mils spacing and the placement should be within 1 inch (max)


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Penryn Processor(2/2)			
Size	Document Number	Rev	
	LA-4042P	0.1	
Date:	Wednesday, October 31, 2007	Sheet	8 of 56


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS DOCUMENT OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.



Near VCORE regulator.



ESR <= 1.5m ohm
Capacitor > 1320uF



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU Bypass

Title	Document Number		Rev
	LA-4042P		0.1
Date:	Wednesday, October 31, 2007	Sheet	9 of 56






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Cantiga(2 of 6)

Title	Document Number	Rev
LA-4042P	0.1	
Date: Wednesday, October 31, 2007	Sheet 11 of 56	



The diagram illustrates the output stage of the ADXL345, showing the internal pullup of CFG[5:16] and the internal pulldown of CFG[19:20].






CFG[5:16] have internal pullup

This section shows the internal pullup circuitry for the output pins. The pins are labeled <10> CFG5, <10> CFG6, <10> CFG7, <10> CFG9, <10> CFG10, and <10> CFG16. Each pin is connected to a resistor (R106, R107, R108, R109, R110) which is pulled up to +3.3V_RUN. The resistors are labeled with their values: 2.21K, 0.402, 1%.

CFG[19:20] have internal pulldown

This section shows the internal pulldown circuitry for the output pins. The pins are labeled <10> DDPC_CTRLDATA, <10> CFG19, <10> CFG20, and <10> DDPC_CTRLDATA. Each pin is connected to a resistor (R111, R112, R113) which is pulled down to ground. The resistors are labeled with their values: 4.02K, 0.402, 1%.

Size	Document Number	Rev
	LA-4042P	0.1
Date:	Wednesday, October 31, 2007	Sheet 12 of 56



Follow CRB to
VCC_HV(C35,B35,A35

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Cantiga(4 of 6)

Size	Document Number
	LA-4042P

Date: Wednesday, October 31, 2007 Sheet 13 of 56



NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED
PART WITH THE SELLER'S EXPRESS WRITTEN CONSENT

WWW.AliSaler.Com




LA-4042P

Date: Wednesday, October 31, 2007 Sheet 15 of 56



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<11> DDR_A_DQS[0..7] <<>>
 <11> DDR_A_DM[0..7] <<>>
 <11> DDR_A_DQS[0..7K] <<>>
 <11> DDR_A_MA[0..14] <<>>

Layout Note:
Place near JDIMMA




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Layout Note:
Place these resistor closely JDIMMA, all trace length < 750 mil

Layout Note:
Place these resistor closely JDIMMA, all trace length Max=1.3"



DIMMA
REVERSE

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DDRII-SODIMM SLOT1

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 16 of 56


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




LA-4042P

Date: Wednesday, October 31, 2007	Sheet 18 of 56
-----------------------------------	----------------

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL'). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




LCD Power




Dual layout for Q17



Overlap on Q16 for pop option




SI3457DV: P CHANNEL



FDS4435: P CHANNEL



Close to JLVD1.28 Close to JLVD1.6,7,8




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.







LVDS Conn			
Title	Document Number	Rev	0.1
Size	LA-4042P		
Date: Wednesday, October 31, 2007	Sheet 19 of 56		



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SW for eDOCK side



Pin30	Level	State	Description
LP	Hi	Normal Mode	Standard operational mode for device
	Low	Low power Mode	Device is forced into a low power mode causing the output s to go to a high-Z state, all other inputs are ignore

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Display port


LA 10105

Size	Document Number
	LA 1042B

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 21 of 56

Date: Wednesday, October 31, 2007 Sheet 21 of 56




A16 away override strap.

PCI_GNT3#/(MDC_RST_DIS#)	Low = A16 swap override enabled. High = Default. pull up internal
--------------------------	--

Boot BIOS Strap

PCI_GNT0#	SPI_CS1#	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

ICH9-M(1/4)


Title	LA-4042P	Rev	0.1
Size	Document Number	Date	Wednesday, October 31, 2007
Sheet	22	of	56

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers



XOR Chain Entrance Strap		
ICH_RSVD_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



R375, R961, R960, R962 Q130 remove for RTC detect function




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc

Title		ICH8(4/4)	
Size	Document Number	Rev	
	LA-4042P	0	
Date:	Wednesday, October 31, 2007	Sheet	25 of 56







DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


AMP and PHONE JACK

LA-4042P

0

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 28 of 5





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		LAN-82567LM	
Size	Document Number	Rev 0.1	
LA-4042P			
Date:	Wednesday, October 31, 2007	Sheet 29	of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS DOCUMENT OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
LAN TRANSFORMER		
Size	Document Number	Rev
	LA-4042P	0.1
Date	Wednesday, October 31, 2007	Sheet 30 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





CardBus Controller(R5C847)

LA-4042P


Wednesday, October 31, 2007 Sheet 31 of 56



<31> CBS_CAD[0..31] << >>




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Express Card

+1.5V_CARD: Max. 650mA, Average 500mA
+3.3V_CARD: Max. 1300mA, Average 1000mA









DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CardBus/SD card Socket



Size	Document Number	Rev
	LA 4242B	0.1

LA-4042P			
Date:	Wednesday, October 31, 2007	Sheet	32 of 56





PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+/-9%	1000	750	
+3.3Vaux	+/-9%	330	250	250 (Wake enable) 5 (Not wake enable)
+1.5V	+/-5%	500	375	NA



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Mini Card


LA-4042P

Wednesday, October 31, 2007

Sheet 34 of 56

Rev 0.1





CHIPSET_ID1	CHIPSET_ID0	
0	0	Roush-I Foosse-I
0	1	Roush-A
1	0	SmFF
1	1	Nike

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

ECE5028

LA-4042P

Rev
0.1



Remove EC SPI rom (2007/10/29)

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

EMC5035

LA-4042P

Rev 0.1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, THIS DOCUMENT IS THE PROPERTY OF DELL AND IS TO BE RETURNED TO DELL UPON REQUEST. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL.




Title			
Touch PAD/Int KB/LID			
Size	Document Number		Rev
	LA-4042P		0.1
Date:	Wednesday, October 31, 2007	Sheet 39 of 56	


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DC/DC Interface


+3.3V_ALW_ICH Source




+3.3V_SUS Source




+3.3VM Source




Discharge Circuit




Discharge Circuit




+5V_RUN Source



+3.3V_RUN Source



+1.05V_VCCP Source



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.








POWER CONTROL

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 40 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





BIOS GPIO Table for LED Control

	SYS_LED_MASK#	LID_CL#
MARK ALL LED (SNIFFER FUNCTION)	Low	X
MARK BASE MB LEDs (Lid Closed)	High	Low
Do Not Mark LEDs (Lid Opened)	High	High


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

File: PAD and Standoff

Size: LA-4042P

Date: Wednesday, October 31, 2007 Sheet 42 of 56



Size	Document Number	Rev
	LA-4042P	0.1
Date:	Wednesday, October 31, 2007	Sheet 43 of 56


+3.3V_ALWP/ +5V_ALWP/ +5V_ALW2 / +15V_ALWP

VOUT1=5V
L=4.7uF
Fsw=400KHz
D=0.265
Output Ripple Current=1.97A
Output Ripple Voltage=1.97A*25mOhm=49.37mV
Input Ripple Current=TDC*(D*(1-D))^0.5=3.28A

Component select
Input CAP 10uF_1206_25V *2
Output Cap 330uF_D3L_6.3VM_R25(Sanyo_6TPE330ML)
H_MOSFET FDS8880
L_MOSFET FDS6676AS(5.9/7.25mOhm@4.5V, 14.5A)
Inductor 4.7U_HMU1356-4R7-R_10A(DELTA)

5 Volt +/-5%
Thermal Design Current:6.62A
Peak current: 9.46A
OCP min: 11.3A

3.3 Volt +/-5%
Thermal Design Current: 7.39A
Peak current: 10.56A
OCP min: 13A



VOUT2=3.3V
L=3.0uF
Fsw=500KHz
D=0.176
Output Ripple Current=1.84A
Output Ripple Voltage=1.84A*25mOhm=46.05mV
Input Ripple Current=TDC*(D*(1-D))^0.5=3.28A

Component select
Input CAP 10uF_1206_25V *2
Output Cap 330uF_D3L_6.3VM_R25(Sanyo_6TPE330ML)
H_MOSFET FDS8880
L_MOSFET FDS6676AS(5.9/7.25mOhm@4.5V, 14.5A)
Inductor 3.0U_HMP1362-3R0-R_17A(DELTA)


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DC/DC +3V/ +5V

LA-4042P


Date: Wednesday, October 31, 2007 Sheet 44 of 56




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT, KNOWN AS A, AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

+1.8VSUSP/ +0.9V_DDR_VTT DDR2 Termination

1.8 Volt +/-5%
Thermal Design Current: 6.24A
Peck current: 8.91A
OCP min: 9.85A



Design current 0.7A for +0.9V_DDR_VTTP
Peak current 1A for +0.9V_DDR_VTTP



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		1.8VSUSP/0.9VDDR	
Size	Document Number	LA-4042P	
Date	Wednesday, October 31, 2007	Sheet	46 of 56
Rev	0.1		



Date: Wednesday, October 31, 2007 Sheet 47 of 56




TABLE 3. PIN NAME DIFFERENCES

PIN	MAXIM	INTERSL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSOIN
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT
NC means no-connect		

NC means no-connect

Maximum charging current is 6.24A


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Charger

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 48 of 56



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Selector

LA-4042P

Date: Wednesday, October 31, 2007 Sheet 49 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER DELL NOR THE INFORMATION IT PROVIDES MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN PERMISSION.



output voltage adjustable network

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


NVG72M VDD_CORE

LA-4042P

0.1

LA-4042P
Date: Wednesday, October 31, 2007 Sheet 50 of 56






	0..31	32..63
FBA_CMD0	A4	
FBA_CMD1	RAS#	RAS#
FBA_CMD2	A5	
FBA_CMD3	BA1	BA1
FBA_CMD4		A2
FBA_CMD5		A4
FBA_CMD6		A3
FBA_CMD7	CS1#	CS1#
FBA_CMD8	CS0#	CS0#
FBA_CMD9	A11	A11
FBA_CMD10	CAS#	CAS#
FBA_CMD11	WE#	WE#
FBA_CMD12	BA0	BA0
FBA_CMD13		A5
FBA_CMD14	A12	A12
FBA_CMD15	RST/ODT	RST/ODT
FBA_CMD16	A7	A7
FBA_CMD17	A10	A10
FBA_CMD18	CKE	CKE
FBA_CMD19	A0	A0
FBA_CMD20	A9	A9
FBA_CMD21	A6	A6
FBA_CMD22	A2	
FBA_CMD23	A8	A8
FBA_CMD24	A3	
FBA_CMD25	A1	A1
FBA_CMD26	A13	A13
FBA_CMD27	BA2	BA2
FBA_CMD28	RFU0	RFU0
FBA_CMD29	RFU1	RFU1
FBA_CMD30	RFU2	RFU2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title		
NVG98 Memory Interface		
Size	Document Number	Rev
	LA-4042P	0.4
Date:	Wednesday, October 31, 2007	Sheet 52 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

NVG98 POWER

Size	Document Number
	LA-4042P

Date: Wednesday, October 31, 2007 Sheet 53 of 56



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.











Title			
NVG98 GND			
Size	Document Number		
	LA-4042P		
		Rev	0.4
Date:	Wednesday, October 31, 2007	Sheet	54 of 56

32Mx32 GDDR3

32Mx32 GDDR3

FBAD[0..63] <<> FBAD[0..63] <52..56>
 DQSA_WP[0..7] <<> DQSA_WP[0..7] <52..56>
 DQSA_RN[0..7] <<> DQSA_RN[0..7] <52..56>
 DQMA[0..7] <<> DQMA[0..7] <52..56>
 FBA_CMD[0..27] <<> FBA_CMD[0..27] <52..56>



DELL CONFIDENTIAL/PROPRIETARY
 Compal Electronics, Inc.

NVG98 External GDDR2-A
 LA-4042P
 Date: Wednesday, October 31, 2007 Sheet 55 of 56

