

ASUS CONFIDENTIAL [WWW.AliSaler.Com](http://WWW.AliSaler.Com)

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

## Lanai UMA Schematics Document

uFCPGA Mobile Merom  
Intel Crestline-GM + ICH8M

2007-03-19

REV :1.2(DELL: X02)

MB PCB

Part Number	Description
DAB0000480L	PCB 00B LA-3071P REV0 M/B

*BOM NO. ???*

*PCB P/N: ???*

PROJECT:

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 1 OF 68

DESCRIPTION:


*Cover Page*

SCHEMATIC FILE NAME :

RELEASE DATE :

DESIGN ENGINEER :

[WWW.AliSaler.Com](http://WWW.AliSaler.Com)



**WWW.AliSaler.Com**

[illegible]

**WWW.AliSaler.Com**

### Footprint Definition

Resistor	Footprint is 0402 if there is no description
Capacitor	Footprint is 0402 if there is no description
Ferrite Bead	Footprint is 0603 if there is no description

### Layout Note

For all of ESD diode, they should be placed as close as possible to connectors and the signals from connectors should be routed to ESD diodes first. There is no branch or via before diodes

### PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	PCI_AD17	PCI_REQ1# PCI_GNT1#	PCI_PIRQC# PCI_PIRQD#

### PCI Express TABLE

Lane 1	WWAN / Mini Card
Lane 2	WLAN / Mini Card
Lane 3	
Lane 4	ExpressCard
Lane 5	
Lane 6	LAN BCM5906KMLG

### USB TABLE

ICH8-0 (EHCI#1)	User1 (Single port , in USB BD)
ICH8-1 (EHCI#1)	User2 (Single port , in USB BD)
ICH8-2 (EHCI#1)	User3 (Dual port-bottom , in I/O BD)
ICH8-3 (EHCI#1)	User4 (Dual port-top , in I/O BD)
ICH8-4 (EHCI#1)	
ICH8-5 (EHCI#1)	Camera
ICH8-6 (EHCI#2)	ExpressCard
ICH8-7 (EHCI#2)	BT Module
ICH8-8 (EHCI#2)	
ICH8-9 (EHCI#2)	WWAN / Mini Card

Note : No USB for WLAN

PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 4 OF 68

DESCRIPTION: Bus Connection

SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :

DESIGN ENGINEER :


ICH8-M

AJ26 ICH\_SMBCLK  
AD19 ICH\_SMBDATA  
AC17 AMT\_SMBCLK  
AE19 AMT\_SMBDAT

SIO  
MEC5025

VGA

WWW.AliSaler.Com



PROJECT: Lanai

REVISION  
1.2


DATE: Monday, March 19, 2007  
SHEET 5 OF 68

DESCRIPTION:  
SMBUS BLOCK

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER:


WWW.AliSaler.Com






DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PROJECT: <b>Lanai</b>	REVISION <b>1.2</b>	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION: <b>Power Rail</b>	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
		SHEET <b>6</b> OF <b>68</b>		RELEASE DATE :	




Layout note:  
Place voltage divider within 0.5" of GTLREF pin





For the purpose of testability, route these signals through a ground referenced Zo= 55 ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0




Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55 ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.











PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION: <b>Crestline(HOST)</b>	SCHEMATIC FILE NAME :	<b>&lt;OrgName&gt;</b>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>9</b> OF <b>68</b>		RELEASE DATE :		





PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 11 OF 68


DESCRIPTION:  
Crestline(DDR2)

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER:







PROJECT: Lanai

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 14 OF 68

DESCRIPTION:

Crestline(VSS)










SCHEMATIC FILE NAME :

&lt;OrgName&gt;


DESIGN ENGINEER :

RELEASE DATE :









Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.










Place within 500 mils of ICH8 ball






Layout Note:  
Place 15 ohm within  
500 mils from ICH.







Boot BIOS Strap

	GNT0#	SPI_CS1#
LPC	11	No stuff
PCI	10	No stuff
SPI	01	Stuff



R5C833

	REQ1 GNT1	PIRQC	PIRQD



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 16 OF 68

DESCRIPTION:  
ICH8: PCI/INT/DMI/USB

SCHEMATIC FILE NAME: <OrgName>


RELEASE DATE:

DESIGN ENGINEER:



PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>17</b> OF <b>68</b>	<b>ICH8 : SMB/PWR/CLK/GPIO</b>	RELEASE DATE :		





PROJECT: Lanai

REVISION  
1.2



DATE: Monday, March 19, 2007  
SHEET 19 OF 68

DESCRIPTION:  
DDR2 SO-DIMM (0)

SCHEMATIC FILE NAME:  
RELEASE DATE:

<OrgName>

DESIGN ENGINEER:



PROJECT: Lanai

REVISION  
1.2DATE: Monday, March 19, 2007  
SHEET 20 OF 68

DESCRIPTION: DDR2 SO-DIMM (1)

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER:



***WWW.AliSaler.Com***

***WWW.AliSaler.Com***

WWW.AliSaler.Com

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	12	SHEET 23 OF 68		RELEASE DATE :		

WWW.AliSaler.Com

WWW.AliSaler.Com

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	12	SHEET 24 OF 68		RELEASE DATE :		

WWW.AliSaler.Com



WWW.AliSaler.Com

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 25 OF 68		RELEASE DATE :		

WWW.AliSaler.Com

WWW.AliSaler.Com

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	1.2	SHEET 26 OF 68		RELEASE DATE :	

WWW.AliSaler.Com

WWW.AliSaler.Com

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	1.2	SHEET 27 OF 68		RELEASE DATE :	Sean Kuo

WWW.AliSaler.Com



***WWW.AliSaler.Com***

***WWW.AliSaler.Com***

5	4	3	2	1
---	---	---	---	---

*WWW.AliSaler.Com*

D

—

C

→

B

—

A

D

C

←

B

—

A

*WWW.AliSaler.Com*

## PROJECT: Lanai

DESIGN ENGINEER :





RELEASE DATE :






Recommended Crystal Specs from Data Sheet:









Normal Frequency : 24.576 Mhz  
Frequency Tolerance : +/- 50ppm @ 25C  
Driver Level : .1 mW  
Load capacitance : 10pF  
Egu. Resistance : 50 Ohm Max  
Shunt Capacitance : 7.0pF Max



PROJECT: Lanai	REVISION 1.2	DATE: Monday, March 19, 2007	DESCRIPTION: R5C833 - FLASH MEMORY PART	SCHEMATIC FILE NAME : RELEASE DATE :	<OrgName>	DESIGN ENGINEER :
		SHEET 33 OF 68				



PROJECT: Lanai	REVISION 1.2	DATE: Monday, March 19, 2007	DESCRIPTION: R5C833 - IEEE1394 PART	SCHEMATIC FILE NAME : RELEASE DATE :	<OrgName>	DESIGN ENGINEER :
		SHEET 34 OF 68				







PROJECT: Lanai


REVISION	DATE: <b>Monday, March 19, 2007</b>
<b>1.2</b>	SHEET <b>35</b> OF <b>6</b>


DESCRIPTION:	<i>PCI-Express Card</i>
--------------	-------------------------



SCHEMATIC FILE NAME :	<OrgName>
RELEASE DATE :	



DESIGN ENGINEER : ***Terry Lin***













PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION: <b>FLASH &amp; RTC</b>	SCHEMATIC FILE NAME :	<b>&lt;OrgName&gt;</b>	DESIGN ENGINEER : <b>C.L. Ho</b>
	<b>1.2</b>	SHEET <b>40</b> OF <b>68</b>		RELEASE DATE :		






PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>41</b> OF <b>68</b>	<b>TOUCH PAD &amp; BT &amp; CIR &amp; HD</b>	RELEASE DATE :		


### HDD activity LED





### BT activity LED




### Power&Suspend




### Sniffer LED driver circuit




### Battery status




### Sniffer Switch



### Hall Switch



### Media Bottom Board LED drive circuit



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 42 OF 68

DESCRIPTION:  
SWITCH & LED

SCHEMATIC FILE NAME:  
RELEASE DATE:

<OrgName>


DESIGN ENGINEER:  
C






### Signal Inverter for Speaker Shutdown


Allow speakers to work while class driver is installed



### PLACE JUST BEFORE +5V\_MAX9789 CROSSES MOAT



### GAIN SETTING RESISTORS



Gain1	Gain2	Gain
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

Place C295 close to Pin 30

NOTE: For TPA6040A, pop C292 and C291 (0402 X5R) and no pop R530 and R292. C292 and C291 value should match C299 and C298

TEMPORARY VALUES. FINAL VALUES CHOSEN IN PT PHASE.

NOTE: For TPA6040A, pop C291 and no pop R292

Recommend a star connection for PVSS and CPVSS at capacitor C6613 of MAX9789A

ROUTE VIA TRACE BACK TO TIE POINT.

ROUTE VIA TRACE BACK TO TIE POINT.

PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 45 OF 68

DESCRIPTION:


AMP MAX9789

SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :



DESIGN ENGINEER :  
Yihao Yeh

Maxim:1.8V ~ 3.6V  
TI:1.8V ~ 4.5V

NOTE: MAKE SURE THERMAL PAD  
(Pin21) UNDER MAX4411 IS NOT  
CONNECTED TO GND



### Speaker CON



PROJECT: Lanai

REVISION  
1.2



DATE: Monday, March 19, 2007  
SHEET 46 OF 68

DESCRIPTION: AMP MAX4411 & AUDIO JACK


SCHEMATIC FILE NAME :  
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :  
Yihao Yeh




**WWW.AliSaler.Com**



#### +3.3V\_LAN Source Guideline:

1. Use +3.3V\_SUS if Wake-on-LAN is NOT required out of S4, S5
2. Use +3.3V\_SRC if Wake-on-LAN is required out of S4, S5



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 48 OF 68

DESCRIPTION: Magnetics and RJ-45

SCHEMATIC FILE NAME :  
RELEASE DATE :



<OrgName>

DESIGN ENGINEER :  
Ivan Chou





No. 21



PROJECT: Lanai

REVISION  
1.2


DATE: Monday, March 19, 2007  
SHEET 50 OF 68

DESCRIPTION: BtoB CON


SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :

DESIGN ENGINEER :  
STANLY HSU






PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: XDP	SCHEMATIC FILE NAME: <OrgName>	DESIGN ENGINEER: Terry Lin
	1.2	SHEET 52 OF 68			
				RELEASE DATE:	



5 Volt +/-5%  
Design Current:6.11A  
Maximum current:8.72A  
OCP point min. : 8.82A


3.3 Volt +/-5%  
Design Current:6.14A  
Maximum current:8.78A  
OCP point min. 13.14A



PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION: <b>POWER_SYSTEM5V_ALW&amp;3.3V_ALW</b>	SCHEMATIC FILE NAME :	<b>&lt;OrgName&gt;</b>	DESIGN ENGINEER : <b>JEFF</b>
	<b>1.2</b>	SHEET <b>54</b> OF <b>68</b>		RELEASE DATE :		

**WWW.AliSaler.Com**

1.5 Volt +/-5%  
Design Current: 3.02A  
Maximum current: 4.31A  
OCP point min. : 9.37A



1.05 Volt +/-5%  
Design Current: 12.42A  
Maximum current: 17.75A  
OCP point min. 11.91A  
(OCP point typ.: 15.71A)

PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 55 OF 68

DESCRIPTION:  
POWER I/O 1.5VS & 1.05VS

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER :  
JEFF

***WWW.AliSaler.Com***

***WWW.AliSaler.Com***



TOTAL POWER=65W  
-->3.34A

WWW.AliSaler.Com

TABLE3 PIN NAME DIFFERENCES		
PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSOIN
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT
"NC" means no-connect		

Charge Current:4.68A  
Discharge current:6.6A

TABLE2 MAXIM & INTERSIL BOM DIFFERENCES		
REF DES	MAXIM	INTERSIL
PR125	8.45K, 0402, 1%	16.0K, 0402, 1%
PC115	0.01uF	No Stuff
PC17	0.1uF, 0402, 10V	No Stuff
PC24	1.0uF, 0603, 10V	No Stuff
PR106	365K, 0402, 1%	215K, 0402, 1%
PR8	0, 0402, 5%	10, 0402, 5%
PR21	0, 0402, 5%	10, 0402, 5%
PC4	No Stuff	0.22uF
PC19	No Stuff	0.22uF
PC22	0.01uF	No Stuff
PC18	0.1uF, 0402, 10V	No Stuff
PC8	220pF, 0402, 50V	No Stuff
PD16	RB751V-40	No Stuff
PC13	3.3nF	No Stuff
PR19	1, 0603, 1%	0, 0603, 5%
PR9	100, 0402, 5%	0, 0402, 5%
PR22	4.7K, 0402, 5%	4.7K, 0402, 5%
PC23	0.01uF	0.01uF
PC21	0.01uF	0.01uF
PD3	1SS355	No stuff
PR12	1K, 0603, 5%	No stuff


TABLE1				
ADAPTOR (W)	TRIP CURRENT (A)	PR121	PR123	PR126
65	3.17	57.6K	13.0K	105
90	4.43	51.1K	17.8K	348
130	6.43	32.4K	20.5K	100
150	7.43	30.9K	24.9K	432
200	9.75	19.1K	28K	301
230	11.28	32.4K	6.49K	115

Note 1: PR122 is populated if ADAPT\_TRIP\_SET is used to program for the next lower adaptor  
ADAPT\_TRIP\_SET is floating for the higher adaptor, grounded for the lower adaptor  
Note 2: 24.9K at PR122 allows the 65W adaptor setting to switch down to 45W. (now is N/A)  
Note 3: PR109 must be 5m ohm instead of 10m ohm for the 230W adaptor


PROJECT: Lanai	REVISION: 1.2	DATE: Monday, March 19, 2007	DESCRIPTION: POWER CHARGER	SCHEMATIC FILE NAME: <OrgName>	DESIGN ENGINEER: JEFF
	SHEET 57 OF 68			RELEASE DATE:	

WWW.AliSaler.Com

1.8Volt +/-5%  
Design Current: 6.59A  
Maximum current: 9.42A  
OCP point min. : 16.93A



PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME:	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 58 OF 68	POWER VGA 1.25V & DDR & VTT	RELEASE DATE :		Jeff



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 59 OF 68


DESCRIPTION: POWER\_CONNECTOR

SCHEMATIC FILE NAME :  
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :  
JEFF


GM screw pad



PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION: <b>SCREW PAD</b>	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>60</b> OF <b>68</b>			
				RELEASE DATE :	<b>Sean Kuo</b>


MODEL NAME : *Elsa*

*Lanai:Modem Board*



REV : 1.1(DELL: X01)

PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: BLOCK DIAGRAM	SCHEMATIC FILE NAME :	DESIGN ENGINEER : Stanly Hsu
	1.2	SHEET 64 OF 68		RELEASE DATE :	



PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION: RJ-11 CONN	SCHEMATIC FILE NAME : <OrgName>	DESIGN ENGINEER : Stanly Hsu
	1.2	SHEET 65 OF 68			

ASUS CONFIDENTIAL [WWW.AliSaler.Com](http://WWW.AliSaler.Com)

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

## Lanai PP2 USB Board

REV : 1.1(DELL: X01)

MB PCB

Part Number	Description
DAB00004H0L	PCB 00B LA-3071P REV0 M/B

*BOM NO. ???*

*PCB P/N: ???*

PROJECT: **Lanai**

REVISION

**1.2**

DATE: *Monday, March 19, 2007*

SHEET **67** OF **68**

DESCRIPTION:

*Cover Page*

SCHEMATIC FILE NAME :


RELEASE DATE :

DESIGN ENGINEER :


*Terry Lin*

[WWW.AliSaler.Com](http://WWW.AliSaler.Com)

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently .




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.



Place ESD diodes as close as USB connector. Semtech SRV05-4 can also be used but the Philips IP42220CZ6 have a lower input C ( 1pf vs 3pf ).


#### USB daughter board connector



#### Screw hole




Place one 150uF cap by each USB connector



Each channel is 1A

Consult you ESD Engineer if you think you may need to add ESD Supression Components to your USB lines.  
Add PADS ONLY until proven diodes are really needed.



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 68 OF 68

DESCRIPTION:  
USB PORT ( SINGLE \* 2 )

SCHEMATIC FILE NAME :  
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :  
Terry Lin