



# POWER PAVILION Trifle INTEL SKL / KABY -H SYSTEM DIAGRAM

01







H\_PECI (50ohm)  
Trace Length: <0.5 inches  
Ra,Ca need placement close to PCH.



PROCHOT# (50ohm)  
Trace Length <11 inches  
Cb need placment near VR





CPU\_PLTRST# (50ohm)  
Trace Length: 10~17 inches





## SKYLAKE Processor (CLK,MISC,JTAG)

Host CLK:  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedence 90 ohm




PM\_SYNC (50ohm)  
Trace Length: 1~11.25 inches



**Design Note(CFG\_RCOMP):**  
**DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)**

### Processor pull-up (CPU)




## CPU CORE SVID


Layout note:

1. Need routing together
2. ALERT need between CLK and DATA.


PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE




**CLOSE TO CPU  
PLACE THE PU RESISTORS**




CLOSE TO CPU  
PLACE THE PU RESISTORS




PROCPWRGD (50ohm)  
Trace Length: 1~11.25 inches



**THERMTRIP# (50ohm)**  
**Trace Length: 1.1~12 inches**  
**Rb need placment near PCH**




**Ra(R10804) Not install in SKL-H**




## HWPD

Ra close to CPU side  
H VCCST PWRGD trace 0.3" - 1.5"



## CPU VDDQ

**Note: please keep plane is enough for VDDQ 2.8A**




**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number <b>02 -- SKL 1/7 (JTAG/MISC)</b>	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 2 of	52



# SKYLAKE Processor (DMI,PEG,FDI)

03



DIS : Stuff  
 UMA : Un-Stuff


dGPU

DMI

eDP



## SKYLAKE Processor (DDR4)











Follow SKL H EDS page 135 45W: VDDQ=2.8A






Follow SKL H EDS page 131 to 45W(GT2): VCC\_CORE=68A



Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
Trace Impedance 50 ohm



+VCC\_CORE 43.44




**PROJECT : G35**  
Quanta Computer Inc.


Size Custom	Document Number 07 -- SKL 6/7 (POWER&GND)	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 7 of 52	



## SKL-HProcessor (GND)



## SKL-H Processor (RESERVED, CFG)




## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board

0 Enable: SET DFX ENABLED BIT IN DEBUG



**1 , Disable;**










**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number 08 -- SKL 7/7 (GND)	Rev 1A
Date: Tuesday, June 07, 2016		Sheet 8 of 52











HSIO MUX PORT	
PCIE1-4	NC
PCIE5	Cardreader
PCIE6	Wlan
PCIE7	Lan
PCIE8	NC
PCIE9/SATA0A	SSD PCIE * 4
PCIE10	
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.





Crystal Components with Surrounding 10 mil Wide GND Shield Trace  
Break Out: 4-10 mil Wide GND Shield Trace

## RTC Clock 32.768KHz



32.768KHz  
BG332768453 CRYSTAL SMD 32.768KHZ(+/-20PPM,12.5PF)  
footprint: xtl-3\_2X1\_5-2\_5-0\_8h



Card Reader

WLAN


LAN

VGA

SSD


BOM:DIS only

BOM:SSD only




PROJECT : G35		Quanta Computer Inc.	
Size	Document Number	11 - PCH 3/7 (SATA/LPC/CLK)	Rev 1A
Custom	Date: Tuesday, June 07, 2016	Sheet 11 of 52	






## PCH SPI ROM(CLG)




**Place to TOP**




Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023


**NO REBOOT IF SAMPLED HIGH**  
HIGH: TOP SWAP ENABLED (CRB)  
LOW: Disable "No Reboot" mode. (Default)



**ESPI/LPC SELECT STRAP**  
HIGH: eSPI Is selected for EC.  
LOW: LPC Is selected for EC. (Default)




**TOP SWAP OVERRIDE STRAP**  
HIGH:TOP SWAP ENABLED (CRB)  
LOW:TOP SWAP DISABLED(DEFAULT)



### TLS CONFIDENTIALITY ENABLED


HIGH: Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (CRB)

LOW: Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)




## PCH Strap Pin

**BOOT SELECT STRAP**  
HIGH: LPC  
LOW: SPI. (Default)




**TLS CONFIDENTIALITY ENABLED**  
HIGH: Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.  
LOW: security measures defined in the Flash Descriptor. (Default)




## RESERVED

- This strap should sample LOW.
- There should NOT be any on-board device driving it to opposite direction during strap sampling.




## RESERVED

This strap should sample HIGH.  
There should NOT be any on-board device  
driving it to opposite direction during  
strap sampling.




## ESPI FLASH SHARING MODE

HIGH: SLAVE ATTACHED FLASH SHARING  
 LOW: 0: MASTER ATTACHED FLASH SHARING  
 This strap should sample LOW.  
 There should NOT be any on-board device  
 driving it to opposite direction during +3V\_DEEP\_  
 strap sampling.



## RESERVED

This strap should sample HIGH.  
There should NOT be any on-board device  
driving it to opposite direction during  
strap sampling.




DFX TEST MODE

```


XTAL INPUT IS SINGLE ENDED IF
SAMPLED LOW ELSE DIFFERENTIAL +3V_DEEP_SUS

```




## RESERVED

This strap should sample HIGH.  
There should NOT be any on-board device  
driving it to opposite direction during  
strap sampling. +3V DEFE




### RING OSCILLATOR BYPASS




## RESERVED

This strap should sample HIGH.  
There should NOT be any on-board device driving it to opposite direction during strap sampling.



XTAL INPUT FREQUENCY[0]




**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number 12 -- PCH 4/7 (GPIO/MISC)	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 12 of 52	




### 3D CAMERA BOM: 3D CAM Un-Stuff




Model	BOARD_ID[8:7] ID8;ID7	BOARD_ID[6:5] ID6;ID5	Board ID [4:3] ID4;ID3	BOARD_ID[2:1] ID2;ID1	BOARD_ID0 ID0
Definition	01 SKL H 10 KBL H *RSV	00 Reserve	ID4 Reserve ID3 0 Nvidia 1 AMD	00 15" 01 17" 10 17" SP	0 : UMA 1 : DIS


This signal has a weak internal pull-down.  
0 = Port C and D is not detected.  
1 = Port C and D is detected.










































GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	HYVDS_P2M1_Y0	O	PinM output to control PinM output	0 to VDD_P1M output
GPIO1	GCX_G3_PB_EN	O	PB Enable for GCX 2.1	Open Source 60 $\mu$ s pull-up
GPIO2	GCX_G4_P2M1_EN	O	GPIO value signal for GCX 2.1	100k $\mu$ pull-up to VDD_ACM, unless driven actively.
GPIO3	HYVDS_SDR_P1M	O	PinM output to control pinM power supply	0 to VDD output
GPIO4	COMBIVE_M0EN_EN	O	GPIO power sequencing for GCX 2.1	Open Drain 100k $\mu$ pull-up to VDD_ACM
GPIO5	FRM_FRX_LCK	I	Active low Frame Lock	Open Drain 10k $\mu$ pull-up to VDDA00

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO6	HYDRO_PSI	O	Pressure Modelling (see Section 14.4.1)	100 kΩ pull-up to V <sub>DD</sub> to enable module phones
GPIO7	LC3_A0_PSI	O	Panel Backlight Enable	100 kΩ pull-down to VSS
GPIO8	MEM_VDD_STB	O	Memory voltage controller	100 kΩ pull-down to VSS to keep the PPSB in reset until the memory power is available
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	Open Drain
GPIO10	MEM_VREG_STB	O	Memory VREG Strobe	100 kΩ pull-down to VSS
GPIO11	LC3_VDD	O	Quadco-Power Enable	100 kΩ pull-down to VSS
GPIO12	VDD1_LEVEL	O	Power supply (see Section 14.4.2)	100 kΩ pull-down to VSS
GPIO13	LC3_BLED	I/O	LED Functionality Enable	Backlight Enable
GPIO14	HFG_BPA	I	MSB Detect for SPI	Inverted Input, See Figure 14.1
GPIO15	HFG_BPA	I	MSB Detect for SPI	Inverted Input, See Figure 14.1
GPIO16	GMCE_RST_N	O	System Side P/CORE reset monitor	100 kΩ pull-up to V <sub>DD</sub> , J201 enables active-low driver
GPIO17	IOV_FPD	O	IOV FPD	Inverted Input, See Figure 14.2
GPIO18	HFG_BPA	I	MSB Detect for SPI	Inverted Input, See Figure 14.2
GPIO19	SDA_N	O	SD (I2C) I2S Signal	80 Ω 100 kΩ pull-down
GPIO20	SDA_CLOCK	I/O		
GPIO21	UNAKED	I/O		





















GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO23	SCAL_GPIO_PEXT_HOLD0	O	GPIO PEXT self-reset control	Open Drain 10 kΩ pull-up to a gated VCC
GPIO24	HPD_0FF	I	Hot plug detect for 0FF	Inverted Input. See Figure 14-5
GPIO25	UNUSED			
GPIO26	UNUSED			
GPIO27	HPD_0FC	I	Hot plug detect for 0FC	Inverted Input. See Figure 14-5

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
OVERT	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up










BACUS (#)	DESCRIPTION	Vendor	Vendor PN	TOP P/N	QB P/N
W1	GD05 2596K12 7 GHz	Samsung E die	K4G081325P-BC28	ARG50G0759	ARG50G0760
W1	GD05 2596K12 7 GHz	Micron A die	MT512568K32BP-70 1A	ARG50G0761	ARG50G0762
W2	GD05 2596K12 7 GHz	Hynix M die	H5GC8H24K38-80C		
	GD05 128M12 32 GHz	Samsung E die	K4G041325P-BC28	ARG5PWGT502	ARG5PWGT501
	GD05 128M12 32 GHz	Micron A die	EDW4032ABG-70 P-R	ARG5PWLT08	ARG5PWLT07
	GD05 128M12 32 GHz	Hynix A die	H5GC4E14A38-80C	ARG5PWWT26	ARG5PWWT25


	Vender	Size	P/N
N16E-GX	WINBOND	8Mb	AKE5EZN0N00 (W25Q64FWSSiG)
N16E-GT	Giga device	1Mb	














Channel 0  
<0-31>

MF=0 Non-mirrored

Channel 1  
<32-63>

MF=1 mirrored




Table 9.4 GDDR5 Command Mapping (GB4C-128 &amp; GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition	
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]		
FBA_CMD0	FBA_CMD16	A3_BA3	CS*
FBA_CMD1	FBA_CMD17	A2_BA0	
FBA_CMD2	FBA_CMD18	A4_BA2	
FBA_CMD3	FBA_CMD19	A5_BA1	
FBA_CMD4	FBA_CMD20	WE*	
FBA_CMD5	FBA_CMD21	A7_A8	
FBA_CMD6	FBA_CMD22	A6_A11	
FBA_CMD7	FBA_CMD23	AB1*	
FBA_CMD8	FBA_CMD24	A12_RFU	
FBA_CMD9	FBA_CMD25	A1_A9	
FBA_CMD10	FBA_CMD26	RAS*	
FBA_CMD11	FBA_CMD27	CKE*	
FBA_CMD12	FBA_CMD28		
FBA_CMD13	FBA_CMD29		
FBA_CMD14	FBA_CMD30		
FBA_CMD15	FBA_CMD31		

Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1












5,9,10,11,12,13,14,16,17,18,22,26,28,29,30,32,33,34,35,36,37,38,43,46,50,51  
26,28,29,32,38,46,49


+3V  
+5V

01/11 change to 0 ohm for NV suggest




01/11 unstuff for HDMI output from GPU

## EMI Solution




11/04 modify for HDMI2.0

11/03 modify for HDMI2.0





## ESD



1125 Reserve ESD protection component  
1125 SWAP






## HDMI SMBus Isolation

Close to HDMI connector




0925 Del Net HDMI\_DET\_C








1124 Add SPK\_ID for Smart amp feature




Analog




+5V\_AVDD >40mils trace






0317 reserve for codec debug



1123 Add 1000P for EMI request



place to near or under codec




**PROJECT : G35**  
Quanta Computer Inc.


Size Custom Document Number 28 - AUDIO CODEC ALC3258-CG Rev C0

Date: Tuesday, June 07, 2016 Sheet 28 of 52







## HOLE







## USB 2.0/3.0 Combo



## ESD







## UART for Win7 WHQL DEBUG



## Daughter Board

1123 Add PWR LED MOS Circuit




 <b>PROJECT : G35</b> Quanta Computer Inc.		
Size Custom	Document Number <b>30 - USB3.0/DB</b>	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 30 of 52	








### SATA LED



### HDD












## TPM (2.0)




## Accelerometer Sensor






## IR CAM





		<b>PROJECT : G35</b> <b>Quanta Computer Inc.</b>	
34 - TPM Sensor	Document Number	1/1	Rev
Tuesday, June 07, 2016	34	52	
Date:	Sheet	of	














**11/ 30 change to 22 ohm & stuff 5.6p for EMI request**






## Share Pin

SD / MMC









	AC_PRESENT_EC	H_PROCHOT#_EC	H_PROCHOT#
AC IN: AC mode Operation	H	L	<b>H</b>
AC remove: AC mode to DC mode	L	L	<b>L</b>
DC mode recover from PROCHOT	L	H	<b>H</b>




KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN




Touch Pad Connector





FAN




			<b>PROJECT : G35</b> Quanta Computer Inc.	
Size	Document Number	38 -- KB/TP/FAN/HOLE		Rev
Custom				1A
Date:	Tuesday, June 07, 2016	Sheet	38	of 52


















+VIN	26,38,39,40,42,43,44,45,46,47,48,49,53,54
+3VSS	10,12,14,16,33,37,42,46,47,48
+5VSS	10,28,30,42,43,44,45,46,47,48,49,51,53,54
+3VPCU	5,10,21,30,33,37,38,40,49
+5VPCU	28,40,46,51






+VIN	26,38,39,40,41,43,44,45,46,47,48,49,53,54
+5VS5	10,28,30,41,43,44,45,46,47,48,49,51,53,54
+1.2VSUS	2,6,10,17,18,48,51
DDR_VTT	17,18
+2.5VSUS	17,18













H-line42(45W)  
TDC:56A  
Iccmax:68A  
OCP:86A  
Loadline = -1.8 mV/A













+3V	5,9,10,11,12,13,14,16,17,18,26,27,28,29,30,32,33,34,35,36,37,38,43,54
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,33,37,41,42,47,48
+5VS5	10,28,30,41,42,43,44,45,47,48,49,51,53,54
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18

 NB5	<b>PROJECT : X1F</b> <b>Quanta Computer Inc.</b>			
	Size Custom	Document Number <b>Load switch IC (AOZ1331D)</b>		Rev 1A
	Date: Tuesday, June 07, 2016		Sheet 46 of 51	





+VIN	26,38,39,40,41,42,43,44,45,46,48,49,53,54
+3VS5	10,12,14,16,33,37,41,42,46,48
+5VS5	10,28,30,41,42,43,44,45,46,48,49,51,53,54
+1.0V_DEEP_SUS	10,11,14,16,48
+1.8V	22,28,31,51
+VCCSTPLL	2,6,43

 NB5	<b>PROJECT : X1F</b> <b>Quanta Computer Inc.</b>				
	Size Custom	Document Number <b>+1.0_DEEP_SUS</b>			Rev 1A
	Date:	Tuesday, June 07, 2016	Sheet	47 of 51	



## Volume Segment


Vcc\_STG: 0.04A

Vcc\_IO: 5.5A


&lt;= 10ms full load ready

Imax:5.5A


Imax:0.04A



Reserve for separating +1.0V and VCCIO



+0.95 +/- 5%  
Continue:4A  
Peak:5.5A  
OCP minimum:8A



&lt;= 240us, full load ready

TDC:0.26A

+1.0V	2,5,6,10,16,37
+3VS5	10,12,14,16,33,37,41,42,46,47
+5VS5	10,28,30,41,42,43,44,45,46,47,49,51,53,54
+VCCIO	3,6,16
+1.0V_DEEP_SUS	10,11,14,16,47
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,42,51



PROJECT : X1F  
Quanta Computer Inc.

Size Custom	Document Number +1.0V/+VCCSTPLL/+VCCIO	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 48	of 51





1. **Ripple Current:**  
 $I_{rip}=7.79A$
2. **Ripple Voltage:**  
 $ESR1=9m\Omega$   
 $V_{rip}=70.11mV$
3. **MOSFET Spec:**  
L-side MOSFET: FDCP5030  
 $R_{ds(ON)}=3m\Omega$  ( $V_{gs}=4.5V$ )  
 $I_{cont}=25A$  ( $T=25^\circ C$ )  
 $f_{pulse}=503A$
4. **Frequency:**  
 $F=500KHz$  ( $PR2924=300k\Omega$ )
5. **OC:**  
Set = PR9008 to 13.7K  
 $V_{rip} = PR9008 \cdot 100A \cdot 40mV = 97V$   
 $V_{oc} = (V_{rip}/R_{ds(on)}) + I_{rip}/2$   
 $= 36.23A$  (1 phase)  
  
Total OC= $36.23 \times 3 = 108.6A$  (3 phase)



**FBVDDQ****1. Ripple Current:**

Irip=5.34A Vo=1.35V  
Irip=5.88A Vo=1.5V

**2. Ripple Voltage:**

ESR/1=9mohm  
Vrip=48.06mV Vo=1.35  
Vrip=53mV Vo=1.5

**3. MOSFET Spec:**


L-side MOSFET: FDMS3669S  
Rds(ON)=5.2mohm (Vgs=4.5 V)  
I cont = 18A (T=25 °C)  
I pulse=60A

**4. Frequency:**

F=500KHz (PR9145=300k ohm)

**5. OCP:**

Set = PR9147 to 133K Vo=1.35  
Vtrip= PR9147\*10uA/12=110.83mV  
I ocp=(Vtrip/Rdson) + Iripple/2 = 24A



**PROJECT : G38A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>+1.35V_GFX (AOZ2263QI-18)</b>	Rev 1A
Date: Tuesday, June 07, 2016	Sheet 54 of 55	







