

Compal Confidential

Pixar AMD M/B LA-9851P Schematics Document


AMD Richland APU / Bolton FCH M3

Date : 2012-11-07

Version T0.1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Rev
				4019NK	A
				Date: Monday, October 21, 2013	Sheet 1 of 47

AMD Richland




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851			Document Number	4019NK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, October 21, 2013			Sheet	2 of 47		

CLOCK DISTRIBUTION



DISPLAY OUTPUT



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019NK	A
				Date:	Monday, October 21, 2013	Sheet 3 of 47

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Audio Codec SSID

Platform	Platform ID
Evora 1.0 UMA	0x18DE

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices			
Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR(RTD-2132S)	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

FCH SM Bus 0 address			FCH SM Bus 1 address		
Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	90			
DDR DIMM2	1101 001X b	94			

STATE	SIGNAL		SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
	Full	ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW	
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF	
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF	
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOM Option Table

BOM Structure	Description
---------------	-------------

BOM Config

UMA V

SMBUS Control Table


	SOURCE	BATT	Charger	HP Amp	MINI3	SODIMM	EC_SMB_CK2 EC_SMB_DA2	EC_SMB_CK1 EC_SMB_DA1	G-Sensor	TP
	KB932	V	V						V	
EC_SMB_CK1 EC_SMB_DA1	KB932			V						
EC_SMB_CK2 EC_SMB_DA2	KB932			V						
FCH_SCLK0 FCH_SDATA0	FCH					V				
FCH_SCLK1 FCH_SDATA1	FCH									V


USB Port Table

USB 2.0	USB 1.1	Port	1 External USB Port
EHCI1	UHCI0	0	USB2.0 (left side)
		1	
	UHCI1	2	
		3	
	UHCI2	4	
		5	Camera
EHCI2	UHCI3	6	
		7	
	UHCI4	8	BT
		9	
	UHCI5	10	USB2.0 (Right side)
		11	USB2.0 (Right side)
	UHCI6	12	
		13	

USB 3.0	Port	1 External USB Port
	0	USB3.0 (Right side)
	1	USB3.0 (Right side)
	2	
	3	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number 4019NK	Rev A
				Date:	Monday, October 21, 2013	Sheet 4 of 47







10/4 Eric chagne back on RC1 & RC2.

Ⓛ P_ZVDDP W/S=8/12 mil, <3000mil

Ⓣ P_ZVSS W/S=8/12 mil, <3000mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev A
				Customer	4019NK
Date:		Monday, October 21, 2013		Sheet	6 of 47





M_ZVDDIO W/S=8/12 mil, <1000mil

EVENT# pull high

0.75V reference voltage


+MEM_VREF 15mil Close to JCPU1



11/19 Eric change 4P2R to 8P4R.

10/4 Eric Del CC45.

Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RICHLAND-A8-SERIES_BGA813 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A9851	
				Document Number	Rev A
				4019NK	
				Date:	Monday, October 21, 2013
				Sheet	7 of 47




10/4 Eric Del.

10/4 Eric Del.

12/19 RF request

```
When APU High -> MOS OFF (Vgs < 0.4V )
      APU Low  -> MOS ON  (Vgs > 1.3V)
```

```
BSH111, the Vgs is:
min = 0.4V
Max = 1.3V
```




3/9 add QC5 for +5VS power leakage issue

10/18 Eric change Level shift solution with Pagani AMD.




4/17 change t
10/25 Eric aremovek H_PROCHOT# .


Internal PU when no use HDT



Route as differential with APU_VDD_RUN_FB_L




Asserted as an input to
force processor into
HTC-active state




tes to the FCH that a thermal trip
 curred. Its assertion will cause the FCH
 nsition the system to S5 immediately

1 2
RC33 0 0.0402 5% MAINPWON 32,41



TEST35 change to PU for
HDMI can not output
20110126




12/15 change to +1.5V

12/19 remove damping 0ohm.




12/15 change to +1.5V

12/27 Eric Del.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev A
				4019NK	
Date:	Monday, October 21, 2013	Sheet	8	of	47

Power Name	Consumption
VDD +CPU_CORE	60A
VDDNB +CPU_CORE_NB	37A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.75A



On power team page

On power team page

+APU_CORE Decoupling

- 330uF x 4 @ x1
- 22uF x 10
- 0.22uF x2
- 0.01uF x2
- 180pF x2 @ x1

+APU_CORE_NB Decoupling

- 330uF x2
- 22uF x2 @ x2
- 10uF x1
- 0.22uF x2
- 180pF x3

Decoupling between CPU and DIMMs across VDDIO and VSS split

+1.5V / VDDIO Decoupling

- 220uF x1
- 22uF x4
- 4.7uF x4
- 0.22uF x6
- 180pF x1 @x1

VDDR Decoupling Close JCPU1.AN14,AP14-15,AR14-15

- 10uF x2
- 0.22uF x2
- 180pF x2 @x2
- 0.01uF x2
- 4.7uF x2





VDDP Decoupling Close JCPU1.AH3-7

- 22uF x4
- 0.22uF x2
- 180pF x2 @x2

- 220uF x1





VDDA Decoupling

- 47uF x1
- 0.22uF x1








Decoupling Caps.



Pop / @	330uF	220uF	47uF	22uF	10uF	4.7uF	0.22uF	0.01uF	3300pF	1nF	180pF
Pumori 2.0		0	19/11	7	5	17	3	1	1 / 1	13/3	
Comal	7 / 2	1	1	19/11	7	4	17	3	1	1 / 1	14/2
P5WS5	7 / 2	1	1	13	3	8	19	3	1	4	16



Change 180p to 1000p by AMD




Power Sequence of APU




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2012/11/07	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		<div> <div> Title</div> <div>Document Number</div> <div>4019NK</div> </div> <div> <div>Rev</div> <div>A</div> </div>
Date:	Monday, October 21, 2013	Sheet 9 of 47

HPD




Panel ENBKL




11/13 Eric Add Panel EBBKL circuit.
Verify eDP on DB phase.

eDP Panel ENVDD Panel ENVDD




10/3 Eric Add DP_ENVDD control pin.

Panel PWM




Security Classification	Compal Secret Data			Title
Issued Date	2012/11/07	Deciphered Date	2012/11/07	SCHMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date: Monday, October 21, 2013				Sheet 10 of 47

7 DDRA_SDQ[0..63] DDRA_SDQ[0..63]
7 DDRA_SDM[0..7] DDRA_SDM[0..7]
7 DDRA_SMA[0..15] DDRA_SMA[0..15]



The schematic diagram illustrates the DMMV and Control signals of DMVMA. It features a series of capacitors (C17 to C22) connected to a +1.35V_VDDQ supply. The capacitors are labeled with their values: C17 (100 pF), C18 (100 pF), C19 (100 pF), C20 (100 pF), C21 (100 pF), and C22 (100 pF). A feedback loop is shown with a capacitor C22 and a resistor R1. The feedback signal is labeled 'DMVMA'.

3/2 Reserve 4 pcs 180pF for EMI DDR noise issue



SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue

DDR3 SO-DIMM A




<Address: 00>

Security Classification		Compal Secret Data			
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <div>LA-8661P</div>
				Date:	Monday, October 21, 2013
				Sheet	11 of 47

7 DDRB_SDC[0..63] DDRB_SDC[0..63]
7 DDRB_SDM[0..7] DDRB_SDM[0..7]
7 DDRB_SMA[0..15] DDRB_SMA[0..15]

The circuit diagram shows a 5-bit DAC implemented with five op-amp buffers (op-amp 1 to op-amp 5) and a common output node. The input to op-amp 1 is a +0.675VS source. The feedback network for each op-amp consists of a resistor labeled 'CD187' and a capacitor labeled '2'. The output of each op-amp is connected to a common output node through a resistor labeled 'CD187' and a capacitor labeled '2'. The output node is connected to ground through a resistor labeled 'CD187' and a capacitor labeled '2'. The output of the DAC is taken from the common output node.

10/05 change to PH.




DIMM_B REV H:8mm
Standard
<Address: 01>

Compal Electronics, Inc.

SCHEMATIC, MB A9851


Size	Document Number	Re
Date: Monday, October 21, 2013	Sheet 12 of 47	



PCIE_CALRP R=50ohm, 4mil,<1000mil
PCIE_CALRN R=50ohm, 4mil,<1000mi


Del GPP PCI-E

ABO connect to USB3.0 PHY



Del MIN2,Card reader, USB 3.0 IC


L
○ 25M_X1 and 25M_X1_R=50ohm, 4mil
25M_X2=50ohm, 4mil



C1205,C1206
Change for G3
RTC timing issue
<improve amplitude>

10/22 Eric modify 32.768 footprint.


Close to BOLTON-M2



	<i>FCH_GPIO30</i>	<i>FCH_GPIO31</i>
<i>PX4</i>	<i>0</i>	<i>0</i>
<i>Reserve</i>	<i>0</i>	<i>1</i>
<i>DIS</i>	<i>1</i>	<i>0</i>
<i>UMA</i>	<i>1</i>	<i>1</i>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHOMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev A
				Customer	
				Date:	Monday, October 21, 2013
				Sheet	13 of 47

HDD1



10/03 Eric del mSATA by customer


SATA_CALRP=35ohm,<1000mil
SATA_CALRN=35ohm,<1000mil




10/17 Eric add GPIO of 56,58,54.

Confirm BT_ON# or BT_ON
Del W_DISABLE#_2

10/17 Eric modify BT_ON to pull low.




UH1B



BOLTON-M2_FCBGA656

HUDSON-2






HW MONITOR




BOLTON-M2_FCBGA656

4MB SPI ROM & Non-share ROM.



10/9 Eric change RH20 form 0 to 33(EMI).





Add for EMI 20101291330

10/4 Eric Del.

12/19 remove RH29, RH31 for HW request

Check?



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2012/11/07				2012/11/07				SCHEMATIC, MB A9851			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev A			
				4019NK							
				Date: Monday, October 21, 2013				Sheet 14 of 47			


FCH_PCIE_RST# IS FOR PCIE
DEVICES ON Hudson-M2/M3

THERMTRIP:


Need level shift from +3V_{ALW} to +1.5V
Note: Ensure FCH internal pull-up resistor to +3.3V S5 is disabled to prevent leakage when APU is powered down.

SM bus 0-->S0 PWR domain
SM bus 1-->S5 PWR domain


FCH GEVENT (S5 domain)
with isolation circuit to avoid leakage





Del ODD_DA#




Confirm CR det or not.



For FCH internal debug use



Del MINI2_CLKREQ# PH.



10/4 Eric Del.

11/20 Eric add test point from TH8 ~ TH26.

Del FCH GPIO187 R57 R55


12/06 Del VGA_PWRGD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/11/07	Deciphered Date	2012/11/07	Title
					SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	A
				4019NK	
Date:		Monday, October 21, 2013		Sheet	15 of 47

STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


Change to SPI



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Remove VGA_PD

Remove VGA_PD


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title			
								SCHEMATIC, MB A9851			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev	
								4019NK		A	
								Date:		Monday, October 21, 2013	



For FCH M2 - BOM option
VDDAN_11_SSUSB_S / VDDAN_11_SSUSB_S
Connected to VSS.


Del M2 BOM option.

Ming9/19 Change R to R-Pak




<CPU>

<CPU>




Ming9/18 change 0ohm to new footprint



Ming 8/30 need connect to EC SMBUS2




<CPU by PASS LVDS>



<CPU>


<RT2136>

<EC CTRL>



RTD2136S-VE-CG_QFN48_6X6
SA000067100


<to connector>



<LVDS panel>

<LVDS panel>

8 DP0_TXN2_C
8 DP0_TXP2_C
8 DP0_TXN3_C
8 DP0_TXP3_C



<LVDS panel>

<LVDS panel>

<LVDS panel>

<LVDS panel>


<LVDS panel>

<LVDS panel>


<LVDS panel>

<LVDS panel>

Ming9/20 eDP into translator transfer LVDS



Ming9/20 LVDS to connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev
						A
Size		Document Number		4019NK		
Custom						
Date:		Monday, October 21, 2013		Sheet		18 of 47




C

B



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	<i>SCHEMATIC, MB A9851</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev A
					4019NK	
				Date:	Monday, October 21, 2013	Sheet 19 of 47




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. No part of this drawing may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage and retrieval system, without the prior written permission of Compal Electronics, Inc.

CONFIDENTIAL

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SCHEMATIC, MB A9851							
		Size	Document Number						Rev
		B	4019NK						A
		Date:	Monday, October 21, 2013			Sheet	21	of	47


10/03 Eric Del mSATA by customer

Reserve SATA Redriver




SATA0 (HDD)


02/22 Eric remove SATA power 0 ohm to +5VS.





02/22 Eric remove SATA 0 ohm co-lay.

<DB>Change to 10 Pin 2.5" HDD Conn.








For Wireless LAN



12/21 for AMD issue workaround





Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




10/17 Eric modify WLAN power solution.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	23 of 47
				Rev	A




10/19 Eric del @ of RL10 for pull high, Del FCH_PCIE_WAKE# net, short RL12.




LED

<DB>Change to subboard.




20 Pin FFC



0226 Eric del SIM signals for remove WWAN.


9/4 Modify JP10 connector pin defined




9/26 Eric Reserve CR_WAKE# pin

10/4 Eric Del +3VS_CR power rail from power switch

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Customer	A
					4019NK	
				Date:	Monday, October 21, 2013	Sheet 25 of 47




<EC>
<CPU>




9/26 Eric change CS14 form 150uF to 47uF.


<DB>Update footprint to DC233008M10.
USB2.0/USB3.0 port 1



USB2.0/USB3.0 port 2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	26 of 47




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	27 of 47

DVDD_IO should match
with HDA Bus level(optional for 3.3V signaling or 1.5V signaling)




Notes:
Keep PVDD supply and speaker traces routed on the DGND plane.
Keep away from AGND and other analog signals

PLACE CLOSE TO U1 PIN 13





PLACE CLOSE TO U1 PIN 14



Ext MIC

HP Jack


Internal SPKR




Audio power

Audio power

10/17 Eric Del +5VALW to +5VS_AUDIO.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	28 of 47




DB> HPA01196 Change to HPA00929

10/22 Eric change +5VS_Audio back to +5VS.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Front Speaker Connector 1

SPK conn




USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active




Headphone and Mic conn

<DB>Change power rail to US1.

30 Pin FFC






11/06 EMI Cap close to JIO2.




10/30 RF add, near JIO1 connector.

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	31 of 47





EMI reserve




Touch pad conn

Keyboard backlight Conn




<DB>Check footprint and Touch PAD spec

NonCS


CS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	33 of 47




Lid Switch (Hall Effect Sensor)



Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	4019NK	Rev A
					Date:	Monday, October 21, 2013	Sheet 34 of 47


<DB> RST1# connect to ENM

Reset IC




Jacky 4/30 Co-lay Reset IC



CPU



Card reader



PCB
ZZZ1
LA-9851P
DA6000Y8000




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	35 of 47

ACCELEROMETER







Sensor hub -->G-sensor

Check ACCEL_INT# wiht BIOS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A9851	
Date: Monday, October 21, 2013		Sheet 36 of 47		Document Number	Rev A
				4019NK	

C63	@	
SYSON	1	2
		100P_0402_50V8J



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	LA-8041P		Rev. A
				Customer			
				Date	Monday, October 21, 2013	Sheet	37 of 47

	0.2
ZW	0.2
ZW	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.2
	0.4
	0.4
other requirement.	0.4
	0.4
r	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	0.5
	1.0
	1.0


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev A


Sheet 38 of 47

Date: Monday, October 21, 2013

PJP1 change to DC03000AF00




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A9851	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev A
				Customer	
				Date:	Monday, October 21, 2013
				Sheet	39 of 47




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A9851	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019NK	A
Date:				Monday, October 21, 2013	Sheet 40 of 47



A	B	C	D	E





WWW.AliSaler.Com


Component List:

- PU1201: TPS51212DSCR_SON10_3X3
- PU1202: HCB1608KF-121T30_0603
- PR1201: 2.2_0603_5%
- PR1202: 110K_0402_1%
- PR1203: 0_0402_5%
- PR1204: 47K_0402_1%
- PR1205: 4.7_1206_5%
- PR1206: 470K_0402_1%
- PR1207: 7.15K_0402_1%
- PR1208: 10K_0402_1%
- PC1201: 4.7U_0805_25V6-K
- PC1202: 4.7U_0805_25V6-K
- PC1203: 4.7U_0805_25V6-K
- PC1204: 68P_0402_50V8J
- PC1205: .1U_0603_25V7K
- PC1206: 0.1U_0402_16V7K
- PC1207: 1U_0603_6.3V6M
- PC1208: 330U_25V_M
- PC1209: 1000P_0603_50V7K
- PL1202: 1UH_PCMB063T-1R0MS_12A_20%
- PQ1201: SIS412DN-T1-GE3_POWERPAK8-5
- PQ1202: AON7702A_DFN8-5
- PJ1201: JUMP 43X118
- PJ2501: JUMP 43X39


Connections:

- +5V input to PU1201 (Pin 10: BST, Pin 9: UG, Pin 8: SW, Pin 7: LG, Pin 6: TP, Pin 11: VFB, Pin 12: EN, Pin 13: FB, Pin 14: RF, Pin 15: VSDT_EN).
- +1.2V output from PU1202 to MCU and MEM.
- +3VS input to PU2501 (Pin 2: IN, Pin 1: GND, Pin 3: OUT).
- +2.5VS output from PU2501 to MEM.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date		Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	44 of 47
				Rev	A




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019NK	A
				Date:	Monday, October 21, 2013	Sheet
				45	of	47



+APU_CORE



+APU_CORE_NB



	330uF/9m	22uF/0805	0.22uF/0402	10uF/0603	0.01uF/0402	180pF/0402
APU_CORE	2	10	2		3	2
APU_CORE_NB	2	7	2	1		3

Local