


## PCB STACK UP

Discrete 6L





**LAYER 1 : TOP**  
**LAYER 2 : SGND**  
**LAYER 3 : IN1(High)**  
**LAYER 4 : IN2(High)**  
**LAYER 5 : SVCC**  
**LAYER 6 : Bottom**

# SP8 BLOCK DIAGRAM







change to power saving  
CLK need change to +1.5V  
support



## SI ME change Footprint




## SI add for PCH hole




**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>Clock Gen(9LRS3197)/HOLES</b>	Rev 3
Date: Thursday, August 05, 2010		Sheet 2 of 47



## AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>PROCESSOR 2/4(DDR)</b>	Rev 3A
Date: Thursday, August 05, 2010   Sheet 4 of 47		



## AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

## AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



For Discrete only



CFG[ 1:0 ] - PCI\_Epress Configuration Select  
 \* 11= 1 x 16 PEG  
 \* 10= 2 x 8 PEG




**PROJECT : SP8**  
**Quanta Computer Inc.**

Size Custom Document Number  
**PROCESSOR 4/4 (GND)**  
 Date: Thursday, August 05, 2010 Sheet 6 of 47


	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1






**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>PCH 1/5 (SATA,HDA,LPC)</b>	Rev 3A
Date: Thursday, August 05, 2010		Sheet 7 of 47






## IBEX PEAK-M (PCI,USB,NVRAM)




## IBEX PEAK-M (DMI,FDI,GPIO)



## IBEX PEAK-M (GND)



SV\_SET\_UP R218 10K/F\_4 +3V



Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable

DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH


## No Reboot Strap



**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>PCH 4/5 (GPIO &amp; Strap)</b>	Rev 3A
Date: Thursday, August 05, 2010		Sheet 10 of 47


## IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)





## BOARD ID SETTING

Board ID	ID5	ID4	ID3	ID2	ID1	ID0
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RDO (0)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RDO (0)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RDO (0)
<a href="#">TBD</a>	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

Board ID	ID0 GPIO 24	ID1 GPIO 45	ID2 GPIO 57	ID3 GPIO 34	ID4 GPIO 35	ID5 GPIO 38
SP8	0	0			0	0
SP8 1.1	0	0			1	0
Discrete			0	0		
Reserve			0	0		
ROM Size				0= 4M 1= 2M		










2,7,8,9,37,38	+1.05V
3,5,10,34,38,39	+1.05V_VTT
5,10,37,42	+1.8V
2,3,7,8,9,10,12,13,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42	+3V
8,9,10,42	+3V5
25,26,27,29,30,31,32,33,35,42	+5V
42	+5V5







**PROJECT : SP8**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 5/5 (POWER)	3A
Date: Thursday, August 05, 2010	Sheet 11 of 47	
















## 27MHz + 100Mhz OSC Option




SS_SEL1	SS_SEL0	Spread Percent(%) SS_CLK (PIN 5)
LOW	LOW	Spread Off
LOW	Middle	-0.5%
LOW	High	-2.5%
Middle	LOW	-0.25%
Middle	Middle	-0.75%
Middle	High	-1.0%
High	LOW	-1.5%
High	Middle	-2.0%
High	High	-3.0%




AMD  
0911


## Ext EEPROM



## Thermal Sensor




reserver for  
internal thermal  
SP8 1.1 DB




**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>ATI M97(GND&amp;Str&amp;Ther)4/5</b>	Rev 3A
Date: Thursday, August 05, 2010	Sheet 17 of 47	





## Straps



Overlap pads to save space  
and to prevent assembly of  
both resistors.




Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default



Strap Name	Pin Straps	Description	Default Value
TX_PWRS_ENB	GPIO0	GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPIO1	GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPIO2	GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPIO8		
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPIO9 GPIO13 GPIO12 GPIO11		
BIOS_ROM_EN	GPIO22	BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSYNC		
AUD(1)	HSYNC		
VSYNC_DAC2	V2SYNC		
HSYNC_DAC2	H2SYNC		
	GENERICC		




**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>VGA Core/+1.8VGFx/1.0VGFx</b>	Rev 3A
Date: Thursday, August 05, 2010	Sheet 19	of 47


## 1GB GDDR5 : CHANNEL A-0 (64M x 16)




### 1GB GDDR5 : CHANNEL A-1 (64M x 16)




## 1GB GDDR5 : CHANNEL B-0 (64M x 16)




**1GB GDDR5 : CHANNEL B-1 (64M x 16)**













 NBS/RDZ	<b>PROJECT : SP8</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>USB3.0</b>	Rev 3A
	Date: Thursday, August 05, 2010	Sheet 24 of 47	
















## Bluetooth



## SP8 1.1 SI reserve for test




## Webcam support




$$V_{out} = 1.25(1 + R1/R2)$$



## Power Button




## Ext USB & Card Reader



## Touch Pad Button



	<b>PROJECT : SP8</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number	Rev
	<b>BT/WC/FT/Touchscreen</b>		<b>3A</b>
Date: Thursday, August 05, 2010		Sheet 30 of 47	

**L23**  
**RTL8111DL (Giga lan) use 4.7uH**  
**power choke A>600mA tolerance**  
**±15%**

for RTL8111DL use

for RTL8111DL use **close Pin 44,45**

Remove R3571,R3573

R3571 and R3573 are used in  
RTL8111DL , remove R3573 if  
switching regulator is enable  
, Remove R3571 external power  
is used.

Close to PIN 1

```
if ISOLATED pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE_WAKE# pin )
```

AL08111DB00      RTL8111DL-GR

**RTL8103EL/8111DL**

NS892402:GIGABIT	DB0AT9LAN05
------------------	-------------

### Power trace Layout 寬度> 60mil

>60mil

D12

Close to 8111DL DVDD12 pins-- 10, 13, 30, 36, 39.

## PV Stuff for EMI solution

## RJ45

White is Link, Amber is active


PV Stuff for EMI solution

**PROJECT : SP8**  
Quanta Computer Inc.


Size Custom	Document Number <b>8103E/RJ45</b>	Rev 3A
Date: Thursday, August 05, 2010		Sheet 31 of 47



## SATA CD-ROM




## E-SATA




## SATA HDD #1


SI change pin define and footprint (the same AX)








## SATA HDD #2

SI change pin define and footprint (the same AX)





	<b>PROJECT : SP8</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>ODD/HDD/ONFI</b>	Rev 3A
NB5/RD2	Date: Thursday, August 05, 2010	Sheet 32 of 47	

# Mini Display



1. LEDVCC
2. LEDVCC
3. GND
4. GND

PV for RF solution




**PROJECT : SP8**  
Quanta Computer Inc.


Size Custom Document Number KB/LED/POWER CONN Rev 3A

Date: Thursday, August 05, 2010 Sheet 33 of 47







### Adapter Type




R273  
64.9K -->65W CS36492FB17  
33.2K -->90W CS33322FB13  
Change to 1SS355 as Current loss





for SP8 1.1 PV EC request



CO-LAYOUT SP8 1.1 DB





CO-LAYOUT SP8 1.1 DB







For EMI


	GPIO41
SI	1
PV	0



### Mini PCI-E Card 1 WLAN




## CPU FAN



## G995 layout notice

8	7	6	5
Gnd shape			
1	2	3	4

**LED**




**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>MINI PCIE CONN X2</b>	Rev 3A
Date: Thursday, August 05, 2010		Sheet 35 of 47

4.7U25  
+3.3V +/- 5%  
Countinue current:5A  
Peak current:6A  
OCP minimum 7.5A







**PROJECT : SP8**  
 Quanta Computer Inc.


Size Custom	Document Number <b>+1.05V/+1.8V (RT8204C)</b>	Rev 3A
Date: Thursday, August 05, 2010	Sheet 37	of 47













need to stuff for S3 and PR263 change to 100K

**+1.0V +/- 5%**  
**Countinue current:1.7A**  
**Peak current:3A**





**PROJECT : SP8**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>DDR3 (RT8207)</b>	Rev 3A
Date: Thursday, August 05, 2010 Sheet 41 of 47		







**PROJECT : SP8**  
Quanta Computer Inc.

Size Custom	Document Number <b>VGA Core/+1.8V GFX/1.0V GFX</b>	Rev 3A
Date: Thursday, August 05, 2010   Sheet 44 of 47		