

SP7(Nikita) BLOCK DIAGRAM PV

01

PCB STACK UP 12L Dis.

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SGND
LAYER 6 : IN3(High)
LAYER 7 : SVCC1
LAYER 8 : SVCC2
LAYER 9 : IN4
LAYER10 : IN5(High)
LAYER11 : GND
LAYER12 : BOT

A Channel

DDR3-SODIMM1
DDR3-SODIMM2
PAGE 13,14

B Channel

DDR3-SODIMM3
DDR3-SODIMM4
PAGE 15,16

USB3.0
Port x2
PAGE 26

NEC USB3.0
Controller
PAGE 26

Intel Clarksfield

CPU 45Watt
4 Core
(rPGA 989)
PAGE 3-6

VRAM DDR3*8
(1Gb)
PAGE 23-24

ATI
M97/Broadway/Madison
(128bit)
(FCBGA)
962p 29X29mm
PAGE 18-22

HDMI CON
(1920*1200)
PAGE 25

LCD CONN for
dual channel
(15.6")
PAGE 25

SATA 2.5" HDD
SATA 1.8" SSD1
PAGE 30

SATA 1.8" SSD2
PAGE 30

E-SATA(USB2.0)
PAGE 26

Accelerometer
LIS3LV02DL
PAGE 31

Keyboard Touch Pad
Light Sensor
PAGE 31

GMT G9931P1U
SYSTEM/VGA FAN
PAGE 27

SPI
(SYSTEM BIOS)
PAGE 33

BATTERY SELECTOR

PAGE 42

SYSTEM CHARGER(BQ24704)

PAGE 41

SYSTEM POWER ISL6237IRZ-T

PAGE 35

DDR III SMD DR_VTERM
1.8V/1.8VSUS(VT356/VT357)

PAGE 39

VCCP +1.5V AND GMCH
1.05V(RT8204)

PAGE 36

VGACORE RT8208

PAGE 38

CPU CORE VT1312M/VT1317

PAGE 37

PCH 3.5Watt
Platform
Controller
Hub
PAGE 7-12

ENE KBC
KB3926 C2
PAGE 33

Audio
IDT92HD75B2
PAGE 28

AUDIO
Amplifier
TPA6047A4
PAGE 29

Internal
Microphones
(MEMS)
PAGE 31

Combo Jack
(Headphone/MIC)
PAGE 28

Jack to
Speaker
PAGE 29

100M PCIE
133M BCLK
100M PCIE
96M DOT
REF CLK
ONFI

CLOCK GEN
9LRS3197
PAGE 02

Braiwood
(NAND Flash
Memory)
PAGE 34

CPU THERMAL
SENSOR
PAGE 27

USB2.0 48M

USB2.0 Port X2
PAGE 26

BlueTooth
PAGE 31

Webcam w/ Mic
PAGE 31

Card Reader
Realtek
RTS5159
PAGE 30

2-in-1
flash media
slot(SD/MMC)
PAGE 30

LAN
Atheros
PCI-E-LAN
AR8131(M)
GigaLAN
PAGE 32


RJ45
PAGE 32

half size
mini-card
(Wireless LAN
Shirley Peak
802.11a/b/g/n)
PAGE 34




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Friday, July 10, 2009	Sheet 1 of 42	




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz


M/B Screw Hole




MINI CARD




CPU Thermal hole






2nd Battery Hole




VGA Thermal hole



SPAD




NB5	PROJECT : SP7 Quanta Computer Inc.		
	Size Custom	Document Number CLOCK & Screw Holes	Rev 1A
	Date: Friday, July 10, 2009	Sheet 2 of 42	




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

04




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number PROCESSOR 2/4(DDR)	Rev 1A
Date: Friday, July 10, 2009	Sheet 4 of 42	




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




[13,14] DDR_VREF_D00
[15,16] DDR_VREF_D01



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

The Clarksville processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.







PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number PROCESSOR 4/4(GND)	Rev 1A
Date: Friday, July 10, 2009		Sheet 6 of 42


IBEX PEAK-M (DMI,FDI,GPIO)




IBEX PEAK-M (LVDS,DDI)








IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)











U9H		
AB16	VSS[0]	
AA19	VSS[1]	VSS[80]
AA20	VSS[2]	VSS[81]
AA22	VSS[3]	VSS[82]
AM19	VSS[4]	VSS[83]
AA21	VSS[5]	VSS[84]
AA26	VSS[6]	VSS[85]
AA28	VSS[7]	VSS[86]
AA30	VSS[8]	VSS[87]
AA31	VSS[9]	VSS[88]
AA32	VSS[10]	VSS[89]
AB11	VSS[11]	VSS[90]
AB15	VSS[12]	VSS[91]
AB21	VSS[13]	AL2
AB30	VSS[14]	VSS[92]
AB31	VSS[15]	VSS[93]
AB32	VSS[16]	VSS[94]
AB33	VSS[17]	VSS[95]
AB43	VSS[18]	VSS[96]
AB47	VSS[19]	VSS[97]
AB5	VSS[20]	VSS[98]
AC2	VSS[21]	VSS[99]
AC52	VSS[22]	VSS[100]
AD11	VSS[23]	VSS[101]
AD12	VSS[24]	VSS[102]
AD16	VSS[25]	VSS[103]
AD23	VSS[26]	VSS[104]
AD30	VSS[27]	VSS[105]
AD31	VSS[28]	VSS[106]
AD32	VSS[29]	VSS[107]
AD33	VSS[30]	VSS[108]
AD34	VSS[31]	VSS[109]
AD35	VSS[32]	VSS[110]
AD36	VSS[33]	VSS[111]
AD37	VSS[34]	VSS[112]
AD46	VSS[35]	VSS[113]
AD7	VSS[36]	VSS[114]
AE4	VSS[37]	VSS[115]
AE12	VSS[38]	BB10
Y13	VSS[39]	AN32
AH49	VSS[40]	VSS[119]
AU4	VSS[41]	VSS[120]
AF35	VSS[42]	VSS[121]
AP21	VSS[43]	VSS[122]
AN34	VSS[44]	VSS[123]
AF45	VSS[45]	VSS[124]
AF46	VSS[46]	VSS[125]
AF47	VSS[47]	VSS[126]
AF5	VSS[48]	VSS[127]
AG2	VSS[49]	VSS[128]
AG53	VSS[50]	VSS[129]
AH11	VSS[51]	VSS[130]
AH15	VSS[52]	VSS[131]
AH16	VSS[53]	VSS[132]
AH2	VSS[54]	VSS[133]
AH32	VSS[55]	VSS[134]
AV18	VSS[56]	VSS[135]
AH43	VSS[57]	VSS[136]
AH41	VSS[58]	VSS[137]
AH7	VSS[59]	VSS[138]
AJ19	VSS[60]	VSS[139]
AJ2	VSS[61]	VSS[140]
AJ20	VSS[62]	VSS[141]
AJ22	VSS[63]	VSS[142]
AJ23	VSS[64]	VSS[143]
AJ26	VSS[65]	VSS[144]
AJ32	VSS[66]	VSS[145]
AJ34	VSS[67]	VSS[146]
AJ5	VSS[68]	VSS[147]
AJ6	VSS[69]	VSS[148]
AK12	VSS[70]	VSS[149]
AK41	VSS[71]	VSS[150]
AK17	VSS[72]	VSS[151]
AK20	VSS[73]	BF9
AK21	VSS[74]	VSS[153]
AK22	VSS[75]	VSS[154]
AK23	VSS[76]	VSS[155]
AK28	VSS[77]	VSS[156]
	VSS[78]	VSS[157]
	VSS[79]	VSS[158]
		AK30
		AK32
		AK34
		AK35
		AK38
		AK43
		AK46
		AK49
		AK5
		AK8
		AL2
		AW12
		AM11
		BB44
		AD24
		AM20
		AM22
		AM24
		AM26
		AM28
		BA42
		AM30
		AM31
		AM32
		AM34
		AM35
		AM38
		AM39
		AM42
		AM49
		AM7
		AA50
		AN32
		AN50
		AN52
		AP12
		AP42
		AP45
		AP49
		AP8
		AP82
		AS52
		AT11
		BA12
		AH48

A77	VSS159	VSS259	H49
B11	VSS160	VSS260	H5
B15	VSS161	VSS261	H24
B23	VSS162	VSS262	K11
B23	VSS163	VSS263	K43
B31	VSS164	VSS264	K47
B32	VSS165	VSS265	L14
B39	VSS166	VSS266	L18
B43	VSS167	VSS267	L2
B47	VSS168	VSS268	L22
B7	VSS169	VSS269	L32
BG12	VSS170	VSS270	L36
BB12	VSS171	VSS271	L40
BB16	VSS172	VSS272	L52
BB20	VSS173	VSS273	M12
BB24	VSS174	VSS274	M16
BB30	VSS175	VSS275	M20
BB34	VSS176	VSS276	N38
BB49	VSS177	VSS277	M34
BB49	VSS178	VSS278	M38
BB49	VSS179	VSS279	M42
BB49	VSS180	VSS280	M46
BB49	VSS181	VSS281	M49
BB49	VSS182	VSS282	M5
BB49	VSS183	VSS283	N24
BB49	VSS184	VSS284	P11
BB49	VSS185	VSS285	P22
BB49	VSS186	VSS286	P30
BB49	VSS187	VSS287	P32
BB49	VSS188	VSS288	P34
BB49	VSS189	VSS289	P42
BB49	VSS190	VSS290	P45
BB49	VSS191	VSS291	P47
BB49	VSS192	VSS292	R2
BB49	VSS193	VSS293	R52
BB49	VSS194	VSS294	T12
BB49	VSS195	VSS295	T41
BB49	VSS196	VSS296	T46
BB49	VSS197	VSS297	T49
BB49	VSS198	VSS298	T5
BB49	VSS199	VSS299	U30
BB49	VSS200	VSS300	U31
BB49	VSS201	VSS301	U32
BB49	VSS202	VSS302	U34
BB49	VSS203	VSS303	P38
BB49	VSS204	VSS304	V11
BB49	VSS205	VSS305	P16
BB49	VSS206	VSS306	V19
BB49	VSS207	VSS307	V20
BB49	VSS208	VSS308	V22
BB49	VSS209	VSS309	V30
BB49	VSS210	VSS310	V31
BB49	VSS211	VSS311	V32
BB49	VSS212	VSS312	V34
BB49	VSS213	VSS313	V35
BB49	VSS214	VSS314	V38
BB49	VSS215	VSS315	V43
BB49	VSS216	VSS316	V45
BB49	VSS217	VSS317	V46
BB49	VSS218	VSS318	V47
BB49	VSS219	VSS319	V49
BB49	VSS220	VSS320	V5
BB49	VSS221	VSS321	V7
BB49	VSS222	VSS322	V8
BB49	VSS223	VSS323	W2
BB49	VSS224	VSS324	W52
BB49	VSS225	VSS325	Y11
BB49	VSS226	VSS326	Y12
BB49	VSS227	VSS327	Y15
BB49	VSS228	VSS328	Y19
BB49	VSS229	VSS329	Y23
BB49	VSS230	VSS330	Y28
BB49	VSS231	VSS331	Y30
BB49	VSS232	VSS332	Y31
BB49	VSS233	VSS333	Y32
BB49	VSS234	VSS334	Y38
BB49	VSS235	VSS335	Y43
BB49	VSS236	VSS336	Y46
BB49	VSS237	VSS337	Y49
BB49	VSS238	VSS338	Y5
BB49	VSS239	VSS339	Y6
BB49	VSS240	VSS340	Y7
BB49	VSS241	VSS341	Y8
BB49	VSS242	VSS342	Y9
BB49	VSS243	VSS343	Y12
BB49	VSS244	VSS344	Y15
BB49	VSS245	VSS345	Y19
BB49	VSS246	VSS346	Y23
BB49	VSS247	VSS347	Y28
BB49	VSS248	VSS348	Y30
BB49	VSS249	VSS349	Y31
BB49	VSS250	VSS350	Y32
BB49	VSS251	VSS351	Y38
BB49	VSS252	VSS352	Y43
BB49	VSS253	VSS353	Y46
BB49	VSS254	VSS354	Y49
BB49	VSS255	VSS355	Y5
BB49	VSS256	VSS356	Y6
BB49	VSS257	VSS357	Y7
BB49	VSS258	VSS358	Y8


IbexPeak-M_Rev1_0



DDR3 -SODIMM 1 A0



DDR3 -SODIMM 2 A1




M2 [13] SMDDR_VREF_DQ0_M2
M1 [13,15,16,39] DDR_VTTREF
M3 [6,13] DDR_VREF_DQ0
 [13] SMDDR_VREF_DIMM_0

Ra M1 for Arrandale CPU
 Rb M3 for Clarkfield CPU

0406 modify Common
 PCA design for Vref

DDR3 VREF_DQ (Note: ES2
 does not support M3
 feature; QS support M3,
 M2 can be removed)

Place these Caps near So-Dimm0.




PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number DDR3 DIMM-2	Rev 1A
Date: Friday, July 10, 2009		







DDR3 VREF_DQ (Note: ES2 does not support M3 feature; QS support M3, M2 can be removed)






		PROJECT : SP7	
		Quanta Computer Inc.	
Size	Document Number	Rev	
Custom	XDP	1A	
Date	Friday, July 10, 2009	Sheet	17 of 42

PCI EXPRESS INTERFACE




R254 no stuff, SI-1 stage




For Broadway,
Madison and Park
the PWRGOOD ball
must be connected to
ground

For M97 ONLY
For future ASIC, PWRGOOD_BUF not required
should be pulled to ground



ADD VGA POWERGOOD BUF 0222

	M97	Broadway
Ra	Stuff	No Stuff



Location	M96	M97
L2	No Stuff	Install
L32	No Stuff	Install
C7	No Stuff	Install
C6	No Stuff	Install
C22	No Stuff	Install
C273	No Stuff	Install
C279	No Stuff	Install
C280	No Stuff	Install
U15	No Stuff	No Stuff
R203	No Stuff	No Stuff
R201	No Stuff	No Stuff
R254	No Stuff	Install
C245	No Stuff	Install

[2,3,7,8,9,10,11,13,14,15,16,25,26,27,28,29,30,31,32,33,34,37,40] +1.0V_VGA
[5,10,11,20,22,34,39] +1.8V
[3,25,33,35,36,38,39] +3V





PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number
ATI M97-M2 (PCIe I/F) 1/5

Date: Friday, July 10, 2009 Sheet 18 of 42





MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix	64*16-800MHZ	H5T01G63BFR-12C
0010	Samsung	64*16-800MHZ	K4W1G1464E-HC12
0011	Samsung	64*16-900MHZ	K4W1G1464E-HC11
0100			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved


GPIO15	GPIO20	+VGCORE
Low	Low	0.85V
Low	High	0.90V
High	Low	0.95V
High	High	1.00V

GPIO6	+VDDCI
High	1.07V
Low	1.12V

USF


STRAPS

+3V_VGA



Location	M96	M97
pull-up for straps	10K (CS31002FB26)	3K (CS23002FB11)

Overlap pads to save space and to prevent assembly of both resistors.




Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPIO9 GPIO13 GPIO12 GPIO11	GPIOs 13, 12, 11 (config 3.2.1.0): a- If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM Type: b- If BIOS_ROM_EN = 0, then Config[3:0] defines the Aperture size: Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 512MB 011 = 1GB 100 = 2GB 101 = 4GB 110 = 8GB 111 = 16GB	0001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		0
AUD(1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 ? No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VSYNC_DAC2	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
HSYNC_DAC2	H2SYNC		0
GENERICC			0







PROJECT : SP7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ATI M97(GND&Str&Ther)4/5	1A
Date: Friday, July 10, 2009	Sheet 21 of 42	











Add HDMI level shift

Close to HDMI Connector




HDMI HPD SENSE

HDMI PORT




USB CAMERA /DIGITAL MIC CONNECT




$$V_{out}=1.25(1+R1/R2)$$

Close to HDMI Connector




	PROJECT : SP7		
	Quanta Computer Inc.		
Size Custom	Document Number	LCD CONN/HDMI/Lid	
Date: Friday, July 10, 2009	Sheet	25	of 42
	Rev	1A	


26





CPU THERMAL MONITOR




GPU Thermal Sensor




SYS Thermal Monitor

CPU FAN1/2 CONN
RPM Control



NB5	PROJECT : SP7 Quanta Computer Inc.		
	Size Custom	Document Number CPU/VGA/SYSTEM THERMAL	Rev 1A
Date: Friday, July 10, 2009 Sheet 27 of 42			







DFHD20MR005


MASTER




SLAVE




BLUETOOTH




TOUCH PAD CONNECTOR



Power Botton




POWER BOTTON CONNECT




1. GND
2. RESERVE
3. RESERVE
4. +3VPCU
5. LEDVCC(+3VPCU)
6. PWRLED#
7. LIDSWITCH
8. POWER ON#

Accelerometer Sensor




SGT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low




Key Board CONN

KEYBOARD PULL-UP





Ambient Light Sensor



LED

SI0210 white for HDD active
Amber for HDD locked





SI 0224 change footprint





PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number BT/TP/PW BN/Key CON/Acc/LED/ALS	Rev 1/
Date: Friday, July 10, 2009	Sheet 31 of 42	






Braidwood(Open Nand Flash Interface)




[19,22,23,24,36,40] +1.5V
[5,10,11,18,20,22,39] +1.8V
[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,37,40] +3V
[8,13,15,25,31,33,35,36,38,39,40,41,42] +3VPCU

	PROJECT : SP7 Quanta Computer Inc.		
	Size Custom	Document Number Half size mini card/Braidwood	Rev 1A
Date: Friday, July 10, 2009	Sheet 34	of 42	







VGA Core & VCC1.1



GPIO15	GPIO20	ATI_M97
Low	Low	0.85V
Low	High	0.90V
High	Low	0.95V
High	High	1.00V

GPU TYPE	Voltage	PR350
ATI_M96	1.1V	38.3K P/N: CS33832FB08
ATI_M97	1.0V	25.5K P/N: CS32552FB11





42

Table 1: Battery Status

BL/C#	D/C#	M/A#	Status
0	0	0	Charge A batt
0	0	1	Charge M batt
0	1	0	Discharge A batt
0	1	1	Discharge M batt
1	0	0	Free Dicharge
1	0	1	Free Dicharge
1	1	0	Free Dicharge
1	1	1	Free Dicharge

Table 2: Component List for SI-2 modify

BL/C#	D/C#	M/A#
[33,41]	[33,41]	[33]

Table 3: Component List for SI-2 modify #/15

BL/C#	D/C#	M/A#
[33,41]	[33,41]	[33]

Table 4: Component List for SI-2 modify #/15

BL/C#	D/C#	M/A#
[33,41]	[33,41]	[33]

PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number BATTERY SELECTOR Rev 1A
Date: Friday, July 10, 2009 Sheet 42 of 42

42

Status Table:

BL/C#	D/C#	M/A#	Status
0	0	0	Charge A batt
0	0	1	Charge M batt
0	1	0	Discharge A batt
0	1	1	Discharge M batt
1	0	0	Free Discharge
1	0	1	Free Discharge
1	1	0	Free Discharge
1	1	1	Free Discharge

Note: Del. PR148, PR140, PC167, PC178 for SI-2 modify #/15

PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number
BATTERY SELECTOR

Date: Friday, July 10, 2009 Sheet 42 of 42 Rev 1A