

BAD50 HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

D12G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File		
Cover Page		
Size A3	Document Number BA40/50-HR	Rev SD
Date: Thursday, April 07, 2011	Sheet 1	of 109

BAD50-HR Block Diagram (Discrete/UMA/co-lay)

Project Code: 91.4NM01.001
Project Name: BAD50_HR
PCB No: 10309
PCB Version: SC

Buttom Docking

VGA/HDMI (DVI) /DP
HP OUT/SPDIF/MIC IN/LINE IN/
USB2.0/USB3.0/DC JACK/
LAN/SERIAL PORT/PARALLEL PORT



SYSTEM DC/DC	
TPS5146	48
INPUTS	OUTPUTS
5V_S5	0D85V_S0
CPU DC/DC	
VT1317SFCX	42-43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
RT8237AGQW	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8237CGQW	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC	
RT8207LGQW	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 VDD_VREF_S3
SYSTEM DC/DC	
VT1317SFCX	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR
VGA	
RT8208AGQW	92
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
TI CHARGER	
BQ24745RHRD	40
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8015AGQW	47
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
SYSTEM DC/DC	
INPUTS	OUTPUTS
Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0
PCB LAYER	
L1:Top	L5:Power
L2:GND	L6:Signal
L3:Signal	L7:GND
L4:Signal	L8:Bottom

D126

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 221, Taiwan, R.O.C.

Block Diagram		Rev
Site	Document Number	SD
Customer	BAD50-HR	
Date: Thursday, April 07, 2011	Sheet 2 of 106	

$$\text{SSTD} = \text{CPU}$$

Note:
Lane reversal does not apply to
FDI sideband signals.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

[illegible]

1005_VTTO 1 R402 24D9R2F-L-GP DP COMP A18 EDP COMPO
 1005_VTTO 1 R402 10KR2J3-GP eDP HPD A17 EDP (COMPO
 103 eDP_AUXN_CPU C15 EDP_AUX
 103 eDP_AUXN_CPU D15 EDP_AUX#
 103 eDP_TXP0_CPU C17 EDP_TX0
 103 eDP_TXP1_CPU F16 EDP_TX1
 103 eDP_TXN0_CPU C18 EDP_TX#0
 103 eDP_TXN1_CPU F16 EDP_TX#1
 103 eDP_TXN2_CPU F15 EDP_TX#2
 103 eDP_TXN3_CPU F15 EDP_TX#3

routing

routing

PCI EXPRESS* - GRAPHICS

[illegible]

PEG Static Lane Reversal

PEG_TX90	M29	PEG_C_TXN15	C401	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN15
PEG_TX91	M32	PEG_C_TXN14	C402	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN14
PEG_TX92	M31	PEG_C_TXN13	C403	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN13
PEG_TX93	L32	PEG_C_TXN12	C404	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN12
PEG_TX94	L29	PEG_C_TXN11	C405	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN11
PEG_TX95	K31	PEG_C_TXN10	C406	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN10
PEG_TX96	K28	PEG_C_TXN9	C407	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN9
PEG_TX97	J30	PEG_C_TXN8	C408	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN8
PEG_TX98	J28	PEG_C_TXN7	C409	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN7
PEG_TX99	H29	PEG_C_TXN6	C410	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN6
PEG_TX100	G27	PEG_C_TXN5	C411	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN5
PEG_TX101	E29	PEG_C_TXN4	C412	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN4
PEG_TX102	E27	PEG_C_TXN3	C413	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN3
PEG_TX103	D28	PEG_C_TXN2	C414	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN2
PEG_TX104	F26	PEG_C_TXN1	C415	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN1
PEG_TX105	E25	PEG_C_TXN0	C416	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXN0
PEG_TX0	M28	PEG_C_TXP15	C417	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP15
PEG_TX1	M33	PEG_C_TXP14	C418	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP14
PEG_TX2	M30	PEG_C_TXP13	C419	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP13
PEG_TX3	L31	PEG_C_TXP12	C420	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP12
PEG_TX4	L28	PEG_C_TXP11	C421	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP11
PEG_TX5	K30	PEG_C_TXP10	C422	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP10
PEG_TX6	K27	PEG_C_TXP9	C423	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP9
PEG_TX7	J29	PEG_C_TXP8	C424	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP8
PEG_TX8	J27	PEG_C_TXP7	C425	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP7
PEG_TX9	H28	PEG_C_TXP6	C426	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP6
PEG_TX10	G28	PEG_C_TXP5	C427	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP5
PEG_TX11	F28	PEG_C_TXP4	C428	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP4
PEG_TX12	E28	PEG_C_TXP3	C429	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP3
PEG_TX13	D27	PEG_C_TXP2	C430	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP2
PEG_TX14	E26	PEG_C_TXP1	C431	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP1
PEG_TX15	D25	PEG_C_TXP0	C432	DIS	2X	Muxless	SCD22U10V2KX-1GP	PEG_TXP0

全改MUX

UMA EDP

Do Not Stuff

2N2 = 84.2N702.031

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (PCIE/DMI/FDI)			
Size A3	Document Number		Rev
	BAD50-HR		SD
Date:	Thursday, April 07, 2011		Sheet 4 of 100


WWW.AliSaler.Com

WWW.AliSaler.Com



SSID = CPU

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



D12G


WWW.AliSaler.Com

CORE SUPPLY

SENSE LINES

TTAS

PEG AND DDR



```
VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity
```


SANDY

SANDY




CPU1F

6 OF 9

VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.



D12G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			
CPU (VCC CORE)			
Size Custom	Document Number		Rev
	BA40-HR		SD
Date:	Thursday, April 07, 2011	Sheet 8 of	109

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge


R906,R907 close to CPU

PROCESSOR VAXG: 24A




Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

PROCESSOR VCCPLL: 1.2A



VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF

POWER




Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width


Routing Guideline:
 Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A




VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF

PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

R902 need be close to pin H23.



D12G



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VCC GFXCORE)

Size A3 Document Number BA40-HR Rev SD

Date: Thursday, April 07, 2011 Sheet 9 of 109

SSID = CPU



D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VSS)
Size	Document Number	Rev	SD
A3	BA40-HR		
Date:	Thursday, April 07, 2011	Sheet	10 of 109

JE40 delete XDP function

D12G		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title XDP		
Size A3	Document Number BA40-HR	Rev SD
Date: Thursday, April 07, 2011	Sheet 11	of 109

(Blanking)


D12G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 12 of 109

WWW.AliSaler.Com





SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA




Layout Note:
Place these Caps near SO-DIMMB.

(Blanking)


D12G		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 16 of 109

SSID = PCH





A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3 Low = A16 swap
override/Top-Block
Swap override enabled
High = Default




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




-1_0303

EMI request 20101109



check R1808 R1809 阻值

CRB : 2.2K
CEKLT: 1K



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW Set to Vcc when HIGH
--------	---

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	3G Card
1	USB port1(SATA Combo), on M/B
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	Dock
6	X
7	X
8	USB port4 on S/B(usb charger)
9	USB port 2 on S/B
10	USB port 3 (only when 3.0 not support)
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card or USB HUB(New/Smart)







USB 2.0 Overcurrent Pin Default Usage







Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

D12G







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)		
Size	Document Number	BA40-HR	
A3		Sheet	18 of 109
Date:	Thursday, April 07, 2011	Sheet	18 of 109


4 DMI_RXN[3:0]   
4 DMI_RXP[3:0]   

4 DMI_TXN[3:0]   
4 DMI_TXP[3:0]   

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.



```
PCIE_WAKE#
CRB : 1K
CEKLT: 10K
```




PWRBTN#
This signal has an internal pull-up resistor

```
PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K
```

Best S4/S5 supported

Deep S4/S5 Not Supported



For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

DSWODVREN

R1918 1


R1917 1

330KR2J-1-GP

RTC_AUX_S

Do Not Stuff

DX




D12G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (DM I/FDI/PM)
-------	--------------------------

Size A3	Document Number BA40-HR	Rev SD
Date: Thursday, April 07, 2011	Sheet 19 of 109	

SSID = PCH



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

PCIECLKRQ1# and PCIECLKRQ2#
Support S0 power only

WWW.AliSaler.Com




D12G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
PCH (PCI-E/SMBUS/CLOCK/CL)

Size Custom	Document Number BA40-HR	Rev SD
Date: Thursday, April 07, 2011	Sheet 20 of 109	


SSID = PCH



PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V




HDA_SYNC:
This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode.
1K external pull-up resistor is required on this signal on the board.
Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up.
A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.




SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218





	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




PassWord Clear

G2201
Do Not Stuff



VRAM900MHZ

1G_512M_2G



Cougar Point

GPIO

NCTF

NCTF TEST PIN:

A4, A44, A46, A5, A6, B3, B47, BD1, BD49, BE1, BE49, BF1, BF49, BD2, BD49, BH3, BH47, B34, B344, B345, B346, C2, C48, D1, D49, E1, E49, F1, F49

COUGAR-GP-U2-NF

PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

PLL_ODVR_EN DY 1 R2212 Do Not Stuff

SB 公板 check different, check need modify or not

check intel R2204
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.


D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title PCH (GPIO/CPU)

Size A3 Document Number BA40-HR Rev SD


Date: Thursday, April 07, 2011 Sheet 22 of 109



U2301 for ANNIE flicker issue
R2312 for don't flicker solution





Refer to NPCE795 shared SPI flash architecture



SB 公板 suggest delete 3D3V_S0, R2313
SPI only support 3D3V_S5
The same BIOS SPI ROM power

SSID = PCH




D12G



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title PCH (VSS)			
Size A3	Document Number BA40-HR	Rev SD	
Date: Thursday, April 07, 2011	Sheet 25	of 109	

D12G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Clock(colay)		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 26 of 109




Thermal sensor P2800




-1 0304



Layout 15 mil




For PWM FAN



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih

Title ***Thermal P2800/Fan Controller P2793***

Size	Document Number	Rev
Custom	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 28 of 109




AUDIO OP AMPLIFIER

JE40 delete AMP function

D12G


<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Audio AMP		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 30 of 109



RTS5209==>PCI-E Interface

RTS5139 clcok setting

Clock	Mode 0(R3216)	Mode 1(R3215)
External 48Mhz	X	X
X'tal 12Mhz or 48Mhz	sutff	stuff



C3205 closed CARD1 Pin 11

C3203 closed to CARD1Pin 22

Closed Pin 11

D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RTS5209(CARD READER)		
Size	Document Number	Rev	SD
A3	BAD50-HR		
Date:	Thursday, April 07, 2011	Sheet	32 of 109

(Blanking)

D12G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 33 of 109

D12G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
BA40-HR


Date: Thursday, April 07, 2011

Rev
SD




Sheet 34 of 109




Power Sequence






ANNIE Run Power



WWW.AliSaler.Com




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




D12G


MAIN BATTERY CONNECTOR




2nd BATTERY CONNECTOR



BATTERY SWITCH



Adaptor IN Detection



D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
BATT CONN		
Size	Document Number	Rev
A3	BA40/50-HR	SD
Date: Thursday, April 07, 2011		
Sheet 39 of 109		

SSID = Charger

A8(ANNIE/ASTRO)
PR4014, PR4016


AD+ total power	R1	R2
65w	12.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K







緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title			CPU Core-1 (ISL95831)
Size	Document Number	Rev	
A3	BA40-HR	SA	
Date:	Thursday, April 07, 2011	Sheet	42 of 109







TPS51218 for 1D05V




D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		DC to DC 1D05V(TPS51218D)	
Size	Document Number	Rev	SD
Custom	BA40/50-HR		
Date: Thursday, April 07, 2011	Sheet 45	of	109

RT8207L for 1D5V



RT8015B for 1D8V_S0




D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LDO 1D8V(RT8015)
Size	Document Number	Rev	SD
A3	BA40/50-HR		
Date:	Thursday, April 07, 2011	Sheet	47 of 109

TPS51461 for VCCSA




D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LDO VCCSA(APL5916)



Size A3 Document Number BA40/50-HR Rev SD
Date: Thursday, April 07, 2011 Sheet 48 of 109

INVERTER POWER



SSID = VIDEO

LCD POWER for ANNIE



LVDSA_CLK_DP_TXP1	DY	1	FC4901	Do Not Stuff
LVDSA_CLK_DP_TXN1	DY	1	FC4902	Do Not Stuff
LVDSA_DATA2_DP_AUX	DY	1	FC4903	Do Not Stuff
LVDSA_DATA2a DP_AUX#	DY	1	FC4904	Do Not Stuff
LVDSA_DATA1_DP_TXP0	DY	1	FC4905	Do Not Stuff
LVDSA_DATA1a DP_TXN0	DY	1	FC4906	Do Not Stuff
LVDSA_DATA0_R	DY	1	FC4907	Do Not Stuff
LVDSA_DATA0_Re	DY	1	FC4908	Do Not Stuff
LVDS_EDP_DATA	DY	1	FC4909	Do Not Stuff
LVDS_EDP_CLK	DY	1	FC4910	Do Not Stuff

D12G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	

LCD Connector

Size

	Document Number
--	-----------------

A3



BA40-HR

Date: Thursday, April 07, 2011

Sheet 49



of	109
----	-----

SD



0806 check RN5004 擺放位置

Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift




D12G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 50 of 109

WWW.AliSaler.Com



(Blanking)

D12G

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	BA40-HR		SD
Date: Thursday, April 07, 2011		Sheet 53 of	109

(Blanking)


D12G

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	BA40-HR		SD
Date:	Thursday, April 07, 2011		Sheet 54 of 109

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




SSID = SATA


SATA HDD Connector




ODD Connector 2nd source 62.10065.541 and 62.10065.A11.



SATA Zero Power ODD








SATA Zero Power ODD




ESATA Power

MIN Current limit 2.5A
LOW ACTIVE TYPE!




SSID = AUDIO


Speaker Connector






LINE1 OUT



MIC IN



Internal Microphone



D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Audio Jack
Size A3 Document Number BA40-HR Rev SA
Date: Thursday, April 07, 2011 Sheet 58 of 109


WWW.AliSaler.Com

SSID = LOM




LAN MDI Off-Page



For EMI



LED COLOR
10(+), 9(-): GREEN
12(+), 13(-): ORANGE



D126


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

LAN CONNECTOR		
Size	Document Number	Rev
Custom	BA40-HR	SD
Date	Thursday, April 07, 2011	Sheet 59 of 109


```
SSID = Flash.ROM
```




PCH and EC length less than 6.5 inch



SSID = RBATT



EC BIOS Flash ROM



D12G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

Flash/RTC

Size

Document Number


BA40-HR

Rev

Date: Thursday, April 07, 2011

Sheet

109



D12G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

BA40-HR

Size
A3


Document Number

Date: Thursday, April 07, 2011

Rev
SD

Sheet 62 of 109


1



Sheet 63 of 109

Finger printer

JE40 delete FP function







D12G


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number BA40-HR		Rev SD
Date: Thursday, April 07, 2011		Sheet 64	of 109

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



RF suggestion



EMI request



D12G



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			MINICARD(WLAN)/TP CONN	
Size	Document Number	Rev		SD
A3	BA40-HR			
Date:	Thursday, April 07, 2011	Sheet	65	of 109

SSID = Wireless


20100712 V1.5
Place near MINI Card CONN



-1_0304



Mini Card Connector(WWAN)






(Blanking)

D12G


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 67 of 109

```
SSID = User.Interface
```


Power button LED




Power STDBY LED




Caps Lock LED





Battery LED2(DC BATFULL)



Battery LED1 (CHARGE)



SATA HDD LED



for factory test

D12G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page

LED Bard/Power Button

Size

Document Number

BA40-HR

Rev


Date: Thursday, April 07, 2011

Sheet 68 of 109


WWW.AliSaler.Com

SSID = KBC


Internal KeyBoard Connector



TOUCH PAD



Rubber Dome



D12G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A4

Document Number

BA40-HR

Rev


SD

Date: Thursday, April 07, 2011

Sheet 69 of 109

D12G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Hall Sensor		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 70 of 109



(Blanking)

D12G		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A3	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 72 of 109

(Blanking)


D12G		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 73 of 109

SD/XD/MS Card Reader

SSID = SDIO

32 XD_CD# <<>> _____
32 SD_D1 <<>> _____
32 SD_D0 <<>> _____
32 SD_D2 <<>> _____
32 SD_D3 <<>> _____
32 SD_CLK <<>> _____
32 SD_CMD <<>> _____
32 SD_CD# <<>> _____
32 MS_INS# <<>> _____

32 XD_RDY <<>> _____ SP1(NO_SD_D7)
32 XD_RE# <<>> _____ SP2(NO_SD_D6)
32 XD_CE# <<>> _____ SP3(NO_SD_D5)
32 XD_WE# <<>> _____ SP4(NO_SD_D4)
32 XD_CLE/MS_BS <<>> _____ SP5
32 XD_ALE <<>> _____ SP6
32 XD_WP#/MS_D1 <<>> _____ SP7
32 XD_D0 <<>> _____ SP8(NO_MS_D4)
32 XD_D1/MS_D0 <<>> _____ SP9
32 XD_D2/MS_D2 <<>> _____ SP10
32 XD_D3 <<>> _____ SP11(MS_D6)
32 XD_D4/MS_D3 <<>> _____ SP12
32 XD_D5 <<>> _____ SP13
32 XD_D6/MS_CLK <<>> _____ SP14
32 XD_D7/SD_WP <<>> _____ SP15



D12G

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A3

Document Number

BA40-HR

Rev


SD

Date: Thursday, April 07, 2011



Sheet 74 of 109

SSID = ExpressCard


For Expresscard socket




+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA



Place them Near to Chip



Place them Near to Connector




For EMI

D12G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title				
New Card				
Size A3	Document Number BA40-HR			Rev SD
Date:	Thursday, April 07, 2011	Sheet	75 of	109



D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 76 of 109



D12G		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	BA40-HR	SD
Date:	Thursday, April 07, 2011	Sheet 77 of 109

(Blanking)

D12G

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 78 of 109

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can


JE40 delete G Sensor Function

Note

(1) Keep all signals are the same trace width. (included VDD, GND).

(2) No VIA under IC bottom.

D12G

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Free Fall Sensor			
Size	Document Number		Rev
A4	BA40-HR		SD
Date: Thursday, April 07, 2011		Sheet 79	of 109

(Blanking)

D12G






<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 80 of 109


(Blanking)

D12G

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	BA40-HR	SD
Date: Thursday, April 07, 2011		Sheet 81 of 109







PWRCN1 FFC 異面






4 PEG_TXP[0..15] >>>
4 PEG_TXN[0..15] >>>

>>> PEG_RXP[0..15] 4
>>> PEG_RXN[0..15] 4



N12P-GE-A1-0P
 DIS_PX

requires X7R for 4.7uF as well.

[illegible]

For and \bar{Y} as well.




DC tolerance +/- 75mV
AC tolerance +/- 50mV < 100MHz







300ohm@100MHz ESR=0.25ohm

3.3V +/- 3%
120mA
(See NV DG)



VGA Thermal sensor P2800




NVIDIA TABLE

	Hynix 2G 0110 128*16*8	Hynix 1G 0010 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0111 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL

	ROM_S1	ROM_S0	ROM_CLK	STRAP0	STRAP1	STRAP2
N12P-GS	PL 10K ohm	PH 15K ohm	PH 45K ohm	35K ohm	25K ohm	PL
N12P-GV	PH 10K ohm	PH 5K ohm	PH 45K ohm	35K ohm	5K ohm	PL

1.05V +/- 3%
150mA
(See NV DG)



N12P-GS

P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D5	VGA_CORE_PWR
L	L	L	0.825V
H	L	L	0.9V
L	H	H	0.975V
H	H	H	1V

default boot voltage table

Configuration	Vendor	Straps	Manufacturer Part Number	Speed Bin (MHz)
64M16 DCR3	Hynix	2x2	H5TG1640DFR-11C	900/900
	Samsung	2x3	K6W1G1640E-HC11	900
	Samsung	TEC	K6W1G1640G-BC11	900/900
	Hynix		H5TG1640DFR-12C	900
	Samsung		K6W1G1640E-HC12	900

TABLE

NVIDIA	71.0N12P.E0U	71.0N12P.A0U			
	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x0DF7	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2	25Kohm 64.24925.6DL	45Kohm 64.45325.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL


N12P-GS
USE 1111 (45K)

N12P-GV




N11P-GE
Pull Low

N11P-GS
Pull Low

N12P-GE








Hy2GX8_VR.2GB0G.001,Sam1GX8_VR.1GB0B.006,,Hy1GX8_72.51G63.C0U,Sam512X4_VR.1GB0B.006,Sam2GX8

VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2GX8
FB CMD mapping Mode D-N12x

VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001



DG requires 4x0.1uF and 8x1.0uF per VRAM chip

FOR VRAM1



CLOSE TO THE MEMORY


FOR VRAM2



CLOSE TO THE MEMORY




WWW.AliSaler.Com

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title GPU-VRAM1,2 (1/4)			
Size	Document Number	Rev	
Custom	BA40-HR	SD	
Date: Thursday, April 07, 2011	Sheet 88	of 109	




VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001





DG requires 4x0.1uF and 8x1.0uF per VRAM chip




WWW.AliSaler.Com




DCBATOUT PWR_DCBATOUT_VGA_CORE



+3VS to 3.3V_DELAY Transfer





1D5V_VGA_S0



SB modify to 84.03006.A37


1.05V to 1.05V_VGA_S0 Transfer



D12G

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
DISCRETE VGA POWER	
Title Size Custom	Document Number BA40-HR
Date: Thursday, April 07, 2011	Sheet 93 of 109

WWW.AliSaler.Com



3D3V_S0

SRN2K2J-1-GP
RN9403

C1

LVDS_L1MA



Do Not Stuff

RN9407

C2

17 LVDS_DDC_CLK_R >>> >>> 41 LVDS_DDC_CLK 41

17 LVDS_DDC_DATA_R >>> >>> 41 LVDS_DDC_DATA 41



17 L_BKLT_EN
17 L_BKLT_CTRL
17 LVDS_VDD_EN

Do Not Stuff




UMA

PANEL_BLEN 27
LKBLT_CTL 49
LCDVDD_EN 49

CRT DDCDATA & DDCCLK

VDD :

Recommend to use 6 caps (0.1u + 5*10nF) close to our chips





D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CRT Switch
Size A3 Document Number Huron River Rev SD
Date: Thursday, April 07, 2011 Sheet 95 of 109



SSID = SDIO



Check test point




Test Point放在Dimm Door打開可量測處




DY DY DY DY

PWR_DCBATOUT_VCCCORE2




DY

PWR_DCBATOUT_VCCCORE1




DY




DY DY DY DY DY DY DY DY DY DY

PWR_DCBATOUT_1D05V




DY DY

PWR_DCBATOUT_1D5V




DY DY

3D3V_MINI1_S0




DY

3D3V_MINI2_S0




DY

1D5V_S0




DY

3D3V_S0 AD_DOCK BATA+




DY DY DY

5V_S0





DY EC9725 Do Not Stuff

5V_CHARGER



DY EC9726 Do Not Stuff




D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number BA40-HR	Rev SD
Date: Thursday, April 07, 2011	Sheet 97	of 109


Power Sequence



Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO





Power Shape

Regulator

LDO


Switch

D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Block Diagram			
Size	Document Number	Rev	
A3	BA40-HR	SD	
Date: Thursday, April 07, 2011	Sheet	100	of 109


PCH SMBus Block Diagram









KBC SMBus Block Diagram



Audio Block Diagram









D12G

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: BOTTOM DOCKING	
Size: A3	Document Number: BA40-HR
Date: Thursday, April 07, 2011	Rev: SD
Sheet 104 of 109	

LAN switch





Function	SEL	
to X0	L	SYSTEM
to X1	H	DOCK


D12G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	LAN SWITCH		
Size	Document Number	Rev	
A3	BAD50-HR	SD	
Date:	Thursday, April 07, 2011	Sheet	106 of 109



EEPENABLE
0 : Use Internal Rom
1 : Use External Rom



5,18,27,31,32,35,36,65,66,71,75,82,83,97,105 PLT_RST#



D12G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB2 HUB AU6256**

Size Document Number **BAD50-HR** Rev SD

Date: Thursday, April 07, 2011 Sheet 108 of 109

I2C mode
To USB BD



D12G